FrederikBaerentsen/QMK
1
0
Fork 0
Code Issues 11 Pull Requests Projects Releases Wiki Activity
deb4af71a4
QMK/lib/chibios-contrib/os/common/ext/CMSIS/KINETIS/MK66F18.h

21215 lines
1.3 MiB
C
Raw Normal View History

initial upload
2020-03-23 10:48:11 +01:00
/*
** ###################################################################
** Processors: MK66FN2M0VLQ18
** MK66FN2M0VMD18
** MK66FX1M0VLQ18
** MK66FX1M0VMD18
**
** Compilers: Keil ARM C/C++ Compiler
** Freescale C/C++ for Embedded ARM
** GNU C Compiler
** IAR ANSI C/C++ Compiler for ARM
** MCUXpresso Compiler
**
** Reference manual: K66P144M180SF5RMV2, Rev. 1, Mar 2015
** Version: rev. 3.0, 2015-03-25
** Build: b171205
**
** Abstract:
** CMSIS Peripheral Access Layer for MK66F18
**
** The Clear BSD License
** Copyright 1997-2016 Freescale Semiconductor, Inc.
** Copyright 2016-2017 NXP
** All rights reserved.
**
** Redistribution and use in source and binary forms, with or without
** modification, are permitted (subject to the limitations in the
** disclaimer below) provided that the following conditions are met:
**
** * Redistributions of source code must retain the above copyright
** notice, this list of conditions and the following disclaimer.
**
** * Redistributions in binary form must reproduce the above copyright
** notice, this list of conditions and the following disclaimer in the
** documentation and/or other materials provided with the distribution.
**
** * Neither the name of the copyright holder nor the names of its
** contributors may be used to endorse or promote products derived from
** this software without specific prior written permission.
**
** NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE
** GRANTED BY THIS LICENSE. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT
** HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED
** WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
** MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
** LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
** CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
** SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
** BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
** OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN
** IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
**
** http: www.nxp.com
** mail: support@nxp.com
**
** Revisions:
** - rev. 1.0 (2013-09-02)
** Initial version.
** - rev. 2.0 (2014-02-17)
** Register accessor macros added to the memory map.
** Symbols for Processor Expert memory map compatibility added to the memory map.
** Startup file for gcc has been updated according to CMSIS 3.2.
** Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.
** Update according to reference manual rev. 2
** - rev. 2.1 (2014-04-16)
** Update of SystemInit() and SystemCoreClockUpdate() functions.
** - rev. 2.2 (2014-10-14)
** Interrupt INT_LPTimer renamed to INT_LPTMR0, interrupt INT_Watchdog renamed to INT_WDOG_EWM.
** - rev. 2.3 (2014-11-20)
** Update according to reverence manual K65P169M180SF5RMV2_NDA, Rev. 0 Draft A, October 2014.
** Update of SystemInit() to use 16MHz external crystal.
** - rev. 2.4 (2015-02-19)
** Renamed interrupt vector LLW to LLWU.
** - rev. 3.0 (2015-03-25)
** Registers updated according to the reference manual revision 1, March 2015
** - Revised 2018-05-04 by Michael Walker <walkerstop@gmail.com> to support ChibiOS LLD HAL
** Register names and other names updated to match other Kinetis definitions for other MCUs
**
** ###################################################################
*/
/*!
* @file MK66F18.h
* @version 3.0
* @date 2015-03-25
* @brief CMSIS Peripheral Access Layer for MK66F18
*
* CMSIS Peripheral Access Layer for MK66F18
*/
#ifndef _MK66F18_H_
#define _MK66F18_H_ /**< Symbol preventing repeated inclusion */
/** Memory map major version (memory maps with equal major version number are
* compatible) */
#define MCU_MEM_MAP_VERSION 0x0300U
/** Memory map minor version */
#define MCU_MEM_MAP_VERSION_MINOR 0x0000U
/**
* @brief Macro to calculate address of an aliased word in the peripheral
* bitband area for a peripheral register and bit (bit band region 0x40000000 to
* 0x400FFFFF).
* @param Reg Register to access.
* @param Bit Bit number to access.
* @return Address of the aliased word in the peripheral bitband area.
*/
#define BITBAND_REGADDR(Reg,Bit) (0x42000000u + (32u*((uint32_t)&(Reg) - (uint32_t)0x40000000u)) + (4u*((uint32_t)(Bit))))
/**
* @brief Macro to access a single bit of a peripheral register (bit band region
* 0x40000000 to 0x400FFFFF) using the bit-band alias region access. Can
* be used for peripherals with 32bit access allowed.
* @param Reg Register to access.
* @param Bit Bit number to access.
* @return Value of the targeted bit in the bit band region.
*/
#define BITBAND_REG32(Reg,Bit) (*((uint32_t volatile*)(BITBAND_REGADDR((Reg),(Bit)))))
#define BITBAND_REG(Reg,Bit) (BITBAND_REG32((Reg),(Bit)))
/**
* @brief Macro to access a single bit of a peripheral register (bit band region
* 0x40000000 to 0x400FFFFF) using the bit-band alias region access. Can
* be used for peripherals with 16bit access allowed.
* @param Reg Register to access.
* @param Bit Bit number to access.
* @return Value of the targeted bit in the bit band region.
*/
#define BITBAND_REG16(Reg,Bit) (*((uint16_t volatile*)(BITBAND_REGADDR((Reg),(Bit)))))
/**
* @brief Macro to access a single bit of a peripheral register (bit band region
* 0x40000000 to 0x400FFFFF) using the bit-band alias region access. Can
* be used for peripherals with 8bit access allowed.
* @param Reg Register to access.
* @param Bit Bit number to access.
* @return Value of the targeted bit in the bit band region.
*/
#define BITBAND_REG8(Reg,Bit) (*((uint8_t volatile*)(BITBAND_REGADDR((Reg),(Bit)))))
/* ----------------------------------------------------------------------------
-- Interrupt vector numbers
---------------------------------------------------------------------------- */
/*!
* @addtogroup Interrupt_vector_numbers Interrupt vector numbers
* @{
*/
/** Interrupt Number Definitions */
#define NUMBER_OF_INT_VECTORS 116 /**< Number of interrupts in the Vector table */
#define DMA0_IRQn DMA0_DMA16_IRQn
#define DMA1_IRQn DMA1_DMA17_IRQn
#define DMA2_IRQn DMA2_DMA18_IRQn
#define DMA3_IRQn DMA3_DMA19_IRQn
#define DMA4_IRQn DMA4_DMA20_IRQn
#define DMA5_IRQn DMA5_DMA21_IRQn
#define DMA6_IRQn DMA6_DMA22_IRQn
#define DMA7_IRQn DMA7_DMA23_IRQn
#define DMA8_IRQn DMA8_DMA24_IRQn
#define DMA9_IRQn DMA9_DMA25_IRQn
#define DMA10_IRQn DMA10_DMA26_IRQn
#define DMA11_IRQn DMA11_DMA27_IRQn
#define DMA12_IRQn DMA12_DMA28_IRQn
#define DMA13_IRQn DMA13_DMA29_IRQn
#define DMA14_IRQn DMA14_DMA30_IRQn
#define DMA15_IRQn DMA15_DMA21_IRQn
typedef enum IRQn {
/* Auxiliary constants */
NotAvail_IRQn = -128, /**< Not available device specific interrupt */
/* Core interrupts */
NonMaskableInt_IRQn = -14, /**< Non Maskable Interrupt */
HardFault_IRQn = -13, /**< Cortex-M4 SV Hard Fault Interrupt */
MemoryManagement_IRQn = -12, /**< Cortex-M4 Memory Management Interrupt */
BusFault_IRQn = -11, /**< Cortex-M4 Bus Fault Interrupt */
UsageFault_IRQn = -10, /**< Cortex-M4 Usage Fault Interrupt */
SVCall_IRQn = -5, /**< Cortex-M4 SV Call Interrupt */
DebugMonitor_IRQn = -4, /**< Cortex-M4 Debug Monitor Interrupt */
PendSV_IRQn = -2, /**< Cortex-M4 Pend SV Interrupt */
SysTick_IRQn = -1, /**< Cortex-M4 System Tick Interrupt */
/* Device specific interrupts */
DMA0_DMA16_IRQn = 0, /**< DMA Channel 0, 16 Transfer Complete */
DMA1_DMA17_IRQn = 1, /**< DMA Channel 1, 17 Transfer Complete */
DMA2_DMA18_IRQn = 2, /**< DMA Channel 2, 18 Transfer Complete */
DMA3_DMA19_IRQn = 3, /**< DMA Channel 3, 19 Transfer Complete */
DMA4_DMA20_IRQn = 4, /**< DMA Channel 4, 20 Transfer Complete */
DMA5_DMA21_IRQn = 5, /**< DMA Channel 5, 21 Transfer Complete */
DMA6_DMA22_IRQn = 6, /**< DMA Channel 6, 22 Transfer Complete */
DMA7_DMA23_IRQn = 7, /**< DMA Channel 7, 23 Transfer Complete */
DMA8_DMA24_IRQn = 8, /**< DMA Channel 8, 24 Transfer Complete */
DMA9_DMA25_IRQn = 9, /**< DMA Channel 9, 25 Transfer Complete */
DMA10_DMA26_IRQn = 10, /**< DMA Channel 10, 26 Transfer Complete */
DMA11_DMA27_IRQn = 11, /**< DMA Channel 11, 27 Transfer Complete */
DMA12_DMA28_IRQn = 12, /**< DMA Channel 12, 28 Transfer Complete */
DMA13_DMA29_IRQn = 13, /**< DMA Channel 13, 29 Transfer Complete */
DMA14_DMA30_IRQn = 14, /**< DMA Channel 14, 30 Transfer Complete */
DMA15_DMA31_IRQn = 15, /**< DMA Channel 15, 31 Transfer Complete */
DMA_Error_IRQn = 16, /**< DMA Error Interrupt */
MCM_IRQn = 17, /**< Normal Interrupt */
FTFE_IRQn = 18, /**< FTFE Command complete interrupt */
Read_Collision_IRQn = 19, /**< Read Collision Interrupt */
LVD_LVW_IRQn = 20, /**< Low Voltage Detect, Low Voltage Warning */
LLWU_IRQn = 21, /**< Low Leakage Wakeup Unit */
WDOG_EWM_IRQn = 22, /**< WDOG Interrupt */
RNG_IRQn = 23, /**< RNG Interrupt */
I2C0_IRQn = 24, /**< I2C0 interrupt */
I2C1_IRQn = 25, /**< I2C1 interrupt */
SPI0_IRQn = 26, /**< SPI0 Interrupt */
SPI1_IRQn = 27, /**< SPI1 Interrupt */
I2S0_Tx_IRQn = 28, /**< I2S0 transmit interrupt */
I2S0_Rx_IRQn = 29, /**< I2S0 receive interrupt */
Reserved46_IRQn = 30, /**< Reserved interrupt 46 */
UART0Status_IRQn = 31, /**< UART0 Receive/Transmit interrupt */
UART0Error_IRQn = 32, /**< UART0 Error interrupt */
UART1Status_IRQn = 33, /**< UART1 Receive/Transmit interrupt */
UART1Error_IRQn = 34, /**< UART1 Error interrupt */
UART2Status_IRQn = 35, /**< UART2 Receive/Transmit interrupt */
UART2Error_IRQn = 36, /**< UART2 Error interrupt */
UART3Status_IRQn = 37, /**< UART3 Receive/Transmit interrupt */
UART3Error_IRQn = 38, /**< UART3 Error interrupt */
ADC0_IRQn = 39, /**< ADC0 interrupt */
CMP0_IRQn = 40, /**< CMP0 interrupt */
CMP1_IRQn = 41, /**< CMP1 interrupt */
FTM0_IRQn = 42, /**< FTM0 fault, overflow and channels interrupt */
FTM1_IRQn = 43, /**< FTM1 fault, overflow and channels interrupt */
FTM2_IRQn = 44, /**< FTM2 fault, overflow and channels interrupt */
CMT_IRQn = 45, /**< CMT interrupt */
RTC_IRQn = 46, /**< RTC interrupt */
RTC_Seconds_IRQn = 47, /**< RTC seconds interrupt */
PITChannel0_IRQn = 48, /**< PIT timer channel 0 interrupt */
PITChannel1_IRQn = 49, /**< PIT timer channel 1 interrupt */
PITChannel2_IRQn = 50, /**< PIT timer channel 2 interrupt */
PITChannel3_IRQn = 51, /**< PIT timer channel 3 interrupt */
PDB0_IRQn = 52, /**< PDB0 Interrupt */
USB_OTG_IRQn = 53, /**< USB0 interrupt */
USBDCD_IRQn = 54, /**< USBDCD Interrupt */
Reserved71_IRQn = 55, /**< Reserved interrupt 71 */
DAC0_IRQn = 56, /**< DAC0 interrupt */
MCG_IRQn = 57, /**< MCG Interrupt */
LPTMR0_IRQn = 58, /**< LPTimer interrupt */
PINA_IRQn = 59, /**< Port A interrupt */
PINB_IRQn = 60, /**< Port B interrupt */
PINC_IRQn = 61, /**< Port C interrupt */
PIND_IRQn = 62, /**< Port D interrupt */
PINE_IRQn = 63, /**< Port E interrupt */
SWI_IRQn = 64, /**< Software interrupt */
SPI2_IRQn = 65, /**< SPI2 Interrupt */
UART4Status_IRQn = 66, /**< UART4 Receive/Transmit interrupt */
UART4Error_IRQn = 67, /**< UART4 Error interrupt */
Reserved84_IRQn = 68, /**< Reserved interrupt 84 */
Reserved85_IRQn = 69, /**< Reserved interrupt 85 */
CMP2_IRQn = 70, /**< CMP2 interrupt */
FTM3_IRQn = 71, /**< FTM3 fault, overflow and channels interrupt */
DAC1_IRQn = 72, /**< DAC1 interrupt */
ADC1_IRQn = 73, /**< ADC1 interrupt */
I2C2_IRQn = 74, /**< I2C2 interrupt */
CAN0_ORed_Message_buffer_IRQn = 75, /**< CAN0 OR'd message buffers interrupt */
CAN0_Bus_Off_IRQn = 76, /**< CAN0 bus off interrupt */
CAN0_Error_IRQn = 77, /**< CAN0 error interrupt */
CAN0_Tx_Warning_IRQn = 78, /**< CAN0 Tx warning interrupt */
CAN0_Rx_Warning_IRQn = 79, /**< CAN0 Rx warning interrupt */
CAN0_Wake_Up_IRQn = 80, /**< CAN0 wake up interrupt */
SDHC_IRQn = 81, /**< SDHC interrupt */
ENET_1588_Timer_IRQn = 82, /**< Ethernet MAC IEEE 1588 Timer Interrupt */
ENET_Transmit_IRQn = 83, /**< Ethernet MAC Transmit Interrupt */
ENET_Receive_IRQn = 84, /**< Ethernet MAC Receive Interrupt */
ENET_Error_IRQn = 85, /**< Ethernet MAC Error and miscelaneous Interrupt */
LPUART0_IRQn = 86, /**< LPUART0 status/error interrupt */
TSI0_IRQn = 87, /**< TSI0 interrupt */
TPM1_IRQn = 88, /**< TPM1 fault, overflow and channels interrupt */
TPM2_IRQn = 89, /**< TPM2 fault, overflow and channels interrupt */
USBHSDCD_IRQn = 90, /**< USBHSDCD, USBHS Phy Interrupt */
I2C3_IRQn = 91, /**< I2C3 interrupt */
CMP3_IRQn = 92, /**< CMP3 interrupt */
USBHS_IRQn = 93, /**< USB high speed OTG interrupt */
CAN1_ORed_Message_buffer_IRQn = 94, /**< CAN1 OR'd message buffers interrupt */
CAN1_Bus_Off_IRQn = 95, /**< CAN1 bus off interrupt */
CAN1_Error_IRQn = 96, /**< CAN1 error interrupt */
CAN1_Tx_Warning_IRQn = 97, /**< CAN1 Tx warning interrupt */
CAN1_Rx_Warning_IRQn = 98, /**< CAN1 Rx warning interrupt */
CAN1_Wake_Up_IRQn = 99 /**< CAN1 wake up interrupt */
} IRQn_Type;
/*!
* @}
*/ /* end of group Interrupt_vector_numbers */
/* ----------------------------------------------------------------------------
-- Cortex M4 Core Configuration
---------------------------------------------------------------------------- */
/*!
* @addtogroup Cortex_Core_Configuration Cortex M4 Core Configuration
* @{
*/
#define __MPU_PRESENT 1 /**< Defines if an MPU is present or not */
#define __NVIC_PRIO_BITS 4 /**< Number of priority bits implemented in the NVIC */
#define __Vendor_SysTickConfig 0 /**< Vendor specific implementation of SysTickConfig is defined */
#define __FPU_PRESENT 1 /**< Defines if an FPU is present or not */
#include "core_cm4.h" /* Core Peripheral Access Layer */
#include "system_MK66F18.h" /* Device specific configuration file */
/*!
* @}
*/ /* end of group Cortex_Core_Configuration */
/* ----------------------------------------------------------------------------
-- Mapping Information
---------------------------------------------------------------------------- */
/*!
* @addtogroup Mapping_Information Mapping Information
* @{
*/
/** Mapping Information */
/*!
* @addtogroup edma_request
* @{
*/
/*******************************************************************************
* Definitions
******************************************************************************/
/*!
* @brief Structure for the DMA hardware request
*
* Defines the structure for the DMA hardware request collections. The user can configure the
* hardware request into DMAMUX to trigger the DMA transfer accordingly. The index
* of the hardware request varies according to the to SoC.
*/
typedef enum _dma_request_source
{
kDmaRequestMux0Disable = 0|0x100U, /**< DMAMUX TriggerDisabled. */
kDmaRequestMux0TSI0 = 1|0x100U, /**< TSI0. */
kDmaRequestMux0UART0Rx = 2|0x100U, /**< UART0 Receive. */
kDmaRequestMux0UART0Tx = 3|0x100U, /**< UART0 Transmit. */
kDmaRequestMux0UART1Rx = 4|0x100U, /**< UART1 Receive. */
kDmaRequestMux0UART1Tx = 5|0x100U, /**< UART1 Transmit. */
kDmaRequestMux0UART2Rx = 6|0x100U, /**< UART2 Receive. */
kDmaRequestMux0UART2Tx = 7|0x100U, /**< UART2 Transmit. */
kDmaRequestMux0UART3Rx = 8|0x100U, /**< UART3 Receive. */
kDmaRequestMux0UART3Tx = 9|0x100U, /**< UART3 Transmit. */
kDmaRequestMux0UART4 = 10|0x100U, /**< UART4 Transmit or Receive. */
kDmaRequestMux0Reserved11 = 11|0x100U, /**< Reserved11 */
kDmaRequestMux0I2S0Rx = 12|0x100U, /**< I2S0 Receive. */
kDmaRequestMux0I2S0Tx = 13|0x100U, /**< I2S0 Transmit. */
kDmaRequestMux0SPI0Rx = 14|0x100U, /**< SPI0 Receive. */
kDmaRequestMux0SPI0Tx = 15|0x100U, /**< SPI0 Transmit. */
kDmaRequestMux0SPI1Rx = 16|0x100U, /**< SPI1 Receive. */
kDmaRequestMux0SPI1Tx = 17|0x100U, /**< SPI1 Transmit. */
kDmaRequestMux0I2C0I2C3 = 18|0x100U, /**< I2C0 and I2C3. */
kDmaRequestMux0I2C0 = 18|0x100U, /**< I2C0 and I2C3. */
kDmaRequestMux0I2C3 = 18|0x100U, /**< I2C0 and I2C3. */
kDmaRequestMux0I2C1I2C2 = 19|0x100U, /**< I2C1 and I2C2. */
kDmaRequestMux0I2C1 = 19|0x100U, /**< I2C1 and I2C2. */
kDmaRequestMux0I2C2 = 19|0x100U, /**< I2C1 and I2C2. */
kDmaRequestMux0FTM0Channel0 = 20|0x100U, /**< FTM0 C0V. */
kDmaRequestMux0FTM0Channel1 = 21|0x100U, /**< FTM0 C1V. */
kDmaRequestMux0FTM0Channel2 = 22|0x100U, /**< FTM0 C2V. */
kDmaRequestMux0FTM0Channel3 = 23|0x100U, /**< FTM0 C3V. */
kDmaRequestMux0FTM0Channel4 = 24|0x100U, /**< FTM0 C4V. */
kDmaRequestMux0FTM0Channel5 = 25|0x100U, /**< FTM0 C5V. */
kDmaRequestMux0FTM0Channel6 = 26|0x100U, /**< FTM0 C6V. */
kDmaRequestMux0FTM0Channel7 = 27|0x100U, /**< FTM0 C7V. */
kDmaRequestMux0FTM1TPM1Channel0 = 28|0x100U, /**< FTM1 C0V and TPM1 C0V. */
kDmaRequestMux0FTM1Channel0 = 28|0x100U, /**< FTM1 C0V and TPM1 C0V. */
kDmaRequestMux0TPM1Channel0 = 28|0x100U, /**< FTM1 C0V and TPM1 C0V. */
kDmaRequestMux0FTM1TPM1Channel1 = 29|0x100U, /**< FTM1 C1V and TPM1 C1V. */
kDmaRequestMux0FTM1Channel1 = 29|0x100U, /**< FTM1 C1V and TPM1 C1V. */
kDmaRequestMux0TPM1Channel1 = 29|0x100U, /**< FTM1 C1V and TPM1 C1V. */
kDmaRequestMux0FTM2TPM2Channel0 = 30|0x100U, /**< FTM2 C0V and TPM2 C0V. */
kDmaRequestMux0FTM2Channel0 = 30|0x100U, /**< FTM2 C0V and TPM2 C0V. */
kDmaRequestMux0TPM2Channel0 = 30|0x100U, /**< FTM2 C0V and TPM2 C0V. */
kDmaRequestMux0FTM2TPM2Channel1 = 31|0x100U, /**< FTM2 C1V and TPM2 C1V. */
kDmaRequestMux0FTM2Channel1 = 31|0x100U, /**< FTM2 C1V and TPM2 C1V. */
kDmaRequestMux0TPM2Channel1 = 31|0x100U, /**< FTM2 C1V and TPM2 C1V. */
kDmaRequestMux0FTM3Channel0 = 32|0x100U, /**< FTM3 C0V. */
kDmaRequestMux0FTM3Channel1 = 33|0x100U, /**< FTM3 C1V. */
kDmaRequestMux0FTM3Channel2 = 34|0x100U, /**< FTM3 C2V. */
kDmaRequestMux0FTM3Channel3 = 35|0x100U, /**< FTM3 C3V. */
kDmaRequestMux0FTM3Channel4 = 36|0x100U, /**< FTM3 C4V. */
kDmaRequestMux0FTM3Channel5 = 37|0x100U, /**< FTM3 C5V. */
kDmaRequestMux0FTM3Channel6SPI2Rx = 38|0x100U, /**< FTM3 C6V and SPI2 Receive. */
kDmaRequestMux0FTM3Channel6 = 38|0x100U, /**< FTM3 C6V and SPI2 Receive. */
kDmaRequestMux0SPI2Rx = 38|0x100U, /**< FTM3 C6V and SPI2 Receive. */
kDmaRequestMux0FTM3Channel7SPI2Tx = 39|0x100U, /**< FTM3 C7V and SPI2 Transmit. */
kDmaRequestMux0FTM3Channel7 = 39|0x100U, /**< FTM3 C7V and SPI2 Transmit. */
kDmaRequestMux0SPI2Tx = 39|0x100U, /**< FTM3 C7V and SPI2 Transmit. */
kDmaRequestMux0ADC0 = 40|0x100U, /**< ADC0. */
kDmaRequestMux0ADC1 = 41|0x100U, /**< ADC1. */
kDmaRequestMux0CMP0 = 42|0x100U, /**< CMP0. */
kDmaRequestMux0CMP1 = 43|0x100U, /**< CMP1. */
kDmaRequestMux0CMP2CMP3 = 44|0x100U, /**< CMP2 and CMP3. */
kDmaRequestMux0CMP2 = 44|0x100U, /**< CMP2 and CMP3. */
kDmaRequestMux0CMP3 = 44|0x100U, /**< CMP2 and CMP3. */
kDmaRequestMux0DAC0 = 45|0x100U, /**< DAC0. */
kDmaRequestMux0DAC1 = 46|0x100U, /**< DAC1. */
kDmaRequestMux0CMT = 47|0x100U, /**< CMT. */
kDmaRequestMux0PDB = 48|0x100U, /**< PDB0. */
kDmaRequestMux0PortA = 49|0x100U, /**< PTA. */
kDmaRequestMux0PortB = 50|0x100U, /**< PTB. */
kDmaRequestMux0PortC = 51|0x100U, /**< PTC. */
kDmaRequestMux0PortD = 52|0x100U, /**< PTD. */
kDmaRequestMux0PortE = 53|0x100U, /**< PTE. */
kDmaRequestMux0IEEE1588Timer0 = 54|0x100U, /**< ENET IEEE 1588 timer 0. */
kDmaRequestMux0IEEE1588Timer1TPM1Overflow = 55|0x100U, /**< ENET IEEE 1588 timer 1 and TPM1. */
kDmaRequestMux0IEEE1588Timer1 = 55|0x100U, /**< ENET IEEE 1588 timer 1 and TPM1. */
kDmaRequestMux0TPM1Overflow = 55|0x100U, /**< ENET IEEE 1588 timer 1 and TPM1. */
kDmaRequestMux0IEEE1588Timer2TPM2Overflow = 56|0x100U, /**< ENET IEEE 1588 timer 2 and TPM2. */
kDmaRequestMux0IEEE1588Timer2 = 56|0x100U, /**< ENET IEEE 1588 timer 2 and TPM2. */
kDmaRequestMux0TPM2Overflow = 56|0x100U, /**< ENET IEEE 1588 timer 2 and TPM2. */
kDmaRequestMux0IEEE1588Timer3 = 57|0x100U, /**< ENET IEEE 1588 timer 3. */
kDmaRequestMux0LPUART0Rx = 58|0x100U, /**< LPUART0 Receive. */
kDmaRequestMux0LPUART0Tx = 59|0x100U, /**< LPUART0 Transmit. */
kDmaRequestMux0AlwaysOn60 = 60|0x100U, /**< DMAMUX Always Enabled slot. */
kDmaRequestMux0AlwaysOn61 = 61|0x100U, /**< DMAMUX Always Enabled slot. */
kDmaRequestMux0AlwaysOn62 = 62|0x100U, /**< DMAMUX Always Enabled slot. */
kDmaRequestMux0AlwaysOn63 = 63|0x100U, /**< DMAMUX Always Enabled slot. */
} dma_request_source_t;
/* @} */
/*!
* @}
*/ /* end of group Mapping_Information */
/* ----------------------------------------------------------------------------
-- Device Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup Peripheral_access_layer Device Peripheral Access Layer
* @{
*/
/*
** Start of section using anonymous unions
*/
#if defined(__ARMCC_VERSION)
#if (__ARMCC_VERSION >= 6010050)
#pragma clang diagnostic push
#else
#pragma push
#pragma anon_unions
#endif
#elif defined(__CWCC__)
#pragma push
#pragma cpp_extensions on
#elif defined(__GNUC__)
/* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
#pragma language=extended
#else
#error Not supported compiler type
#endif
/* ----------------------------------------------------------------------------
-- ADC Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup ADCx_Peripheral_Access_Layer ADC Peripheral Access Layer
* @{
*/
/** ADC - Register Layout Typedef */
typedef struct {
__IO uint32_t SC1A; /**< ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 */
__IO uint32_t SC1B; /**< ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 */
__IO uint32_t CFG1; /**< ADC Configuration Register 1, offset: 0x8 */
__IO uint32_t CFG2; /**< ADC Configuration Register 2, offset: 0xC */
__I uint32_t RA; /**< ADC Data Result Register, array offset: 0x10, array step: 0x4 */
__I uint32_t RB; /**< ADC Data Result Register, array offset: 0x10, array step: 0x4 */
__IO uint32_t CV1; /**< Compare Value Registers, offset: 0x18 */
__IO uint32_t CV2; /**< Compare Value Registers, offset: 0x1C */
__IO uint32_t SC2; /**< Status and Control Register 2, offset: 0x20 */
__IO uint32_t SC3; /**< Status and Control Register 3, offset: 0x24 */
__IO uint32_t OFS; /**< ADC Offset Correction Register, offset: 0x28 */
__IO uint32_t PG; /**< ADC Plus-Side Gain Register, offset: 0x2C */
__IO uint32_t MG; /**< ADC Minus-Side Gain Register, offset: 0x30 */
__IO uint32_t CLPD; /**< ADC Plus-Side General Calibration Value Register, offset: 0x34 */
__IO uint32_t CLPS; /**< ADC Plus-Side General Calibration Value Register, offset: 0x38 */
__IO uint32_t CLP4; /**< ADC Plus-Side General Calibration Value Register, offset: 0x3C */
__IO uint32_t CLP3; /**< ADC Plus-Side General Calibration Value Register, offset: 0x40 */
__IO uint32_t CLP2; /**< ADC Plus-Side General Calibration Value Register, offset: 0x44 */
__IO uint32_t CLP1; /**< ADC Plus-Side General Calibration Value Register, offset: 0x48 */
__IO uint32_t CLP0; /**< ADC Plus-Side General Calibration Value Register, offset: 0x4C */
uint8_t RESERVED_0[4];
__IO uint32_t CLMD; /**< ADC Minus-Side General Calibration Value Register, offset: 0x54 */
__IO uint32_t CLMS; /**< ADC Minus-Side General Calibration Value Register, offset: 0x58 */
__IO uint32_t CLM4; /**< ADC Minus-Side General Calibration Value Register, offset: 0x5C */
__IO uint32_t CLM3; /**< ADC Minus-Side General Calibration Value Register, offset: 0x60 */
__IO uint32_t CLM2; /**< ADC Minus-Side General Calibration Value Register, offset: 0x64 */
__IO uint32_t CLM1; /**< ADC Minus-Side General Calibration Value Register, offset: 0x68 */
__IO uint32_t CLM0; /**< ADC Minus-Side General Calibration Value Register, offset: 0x6C */
} ADC_TypeDef;
/* ----------------------------------------------------------------------------
-- ADC Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup ADCx_Register_Masks ADC Register Masks
* @{
*/
/*! @name SC1 - ADC Status and Control Registers 1 */
#define ADCx_SC1n_ADCH_MASK (0x1FU)
#define ADCx_SC1n_ADCH_SHIFT (0U)
#define ADCx_SC1n_ADCH(x) (((uint32_t)(((uint32_t)(x)) << ADCx_SC1n_ADCH_SHIFT)) & ADCx_SC1n_ADCH_MASK)
#define ADCx_SC1n_DIFF_MASK (0x20U)
#define ADCx_SC1n_DIFF_SHIFT (5U)
#define ADCx_SC1n_DIFF_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_SC1n_DIFF_SHIFT)) & ADCx_SC1n_DIFF_MASK)
#define ADCx_SC1n_DIFF ADCx_SC1n_DIFF_MASK
#define ADCx_SC1n_AIEN_MASK (0x40U)
#define ADCx_SC1n_AIEN_SHIFT (6U)
#define ADCx_SC1n_AIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_SC1n_AIEN_SHIFT)) & ADCx_SC1n_AIEN_MASK)
#define ADCx_SC1n_AIEN ADCx_SC1n_AIEN_MASK
#define ADCx_SC1n_COCO_MASK (0x80U)
#define ADCx_SC1n_COCO_SHIFT (7U)
#define ADCx_SC1n_COCO_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_SC1n_COCO_SHIFT)) & ADCx_SC1n_COCO_MASK)
#define ADCx_SC1n_COCO ADCx_SC1n_COCO_MASK
/* The count of ADCx_SC1n */
#define ADCx_SC1n_COUNT (2U)
/*! @name CFG1 - ADC Configuration Register 1 */
#define ADCx_CFG1_ADICLK_MASK (0x3U)
#define ADCx_CFG1_ADICLK_SHIFT (0U)
#define ADCx_CFG1_ADICLK(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CFG1_ADICLK_SHIFT)) & ADCx_CFG1_ADICLK_MASK)
#define ADCx_CFG1_MODE_MASK (0xCU)
#define ADCx_CFG1_MODE_SHIFT (2U)
#define ADCx_CFG1_MODE_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CFG1_MODE_SHIFT)) & ADCx_CFG1_MODE_MASK)
#define ADCx_CFG1_MODE ADCx_CFG1_MODE_MASK
#define ADCx_CFG1_ADLSMP_MASK (0x10U)
#define ADCx_CFG1_ADLSMP_SHIFT (4U)
#define ADCx_CFG1_ADLSMP_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CFG1_ADLSMP_SHIFT)) & ADCx_CFG1_ADLSMP_MASK)
#define ADCx_CFG1_ADLSMP ADCx_CFG1_ADLSMP_MASK
#define ADCx_CFG1_ADIV_MASK (0x60U)
#define ADCx_CFG1_ADIV_SHIFT (5U)
#define ADCx_CFG1_ADIV(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CFG1_ADIV_SHIFT)) & ADCx_CFG1_ADIV_MASK)
#define ADCx_CFG1_ADLPC_MASK (0x80U)
#define ADCx_CFG1_ADLPC_SHIFT (7U)
#define ADCx_CFG1_ADLPC_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CFG1_ADLPC_SHIFT)) & ADCx_CFG1_ADLPC_MASK)
#define ADCx_CFG1_ADLPC ADCx_CFG1_ADLPC_MASK
/*! @name CFG2 - ADC Configuration Register 2 */
#define ADCx_CFG2_ADLSTS_MASK (0x3U)
#define ADCx_CFG2_ADLSTS_SHIFT (0U)
#define ADCx_CFG2_ADLSTS_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CFG2_ADLSTS_SHIFT)) & ADCx_CFG2_ADLSTS_MASK)
#define ADCx_CFG2_ADLSTS ADCx_CFG2_ADLSTS_MASK
#define ADCx_CFG2_ADHSC_MASK (0x4U)
#define ADCx_CFG2_ADHSC_SHIFT (2U)
#define ADCx_CFG2_ADHSC_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CFG2_ADHSC_SHIFT)) & ADCx_CFG2_ADHSC_MASK)
#define ADCx_CFG2_ADHSC ADCx_CFG2_ADHSC_MASK
#define ADCx_CFG2_ADACKEN_MASK (0x8U)
#define ADCx_CFG2_ADACKEN_SHIFT (3U)
#define ADCx_CFG2_ADACKEN_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CFG2_ADACKEN_SHIFT)) & ADCx_CFG2_ADACKEN_MASK)
#define ADCx_CFG2_ADACKEN ADCx_CFG2_ADACKEN_MASK
#define ADCx_CFG2_MUXSEL_MASK (0x10U)
#define ADCx_CFG2_MUXSEL_SHIFT (4U)
#define ADCx_CFG2_MUXSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CFG2_MUXSEL_SHIFT)) & ADCx_CFG2_MUXSEL_MASK)
#define ADCx_CFG2_MUXSEL ADCx_CFG2_MUXSEL_MASK
/*! @name R - ADC Data Result Register */
#define ADCx_R_D_MASK (0xFFFFU)
#define ADCx_R_D_SHIFT (0U)
#define ADCx_R_D_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_R_D_SHIFT)) & ADCx_R_D_MASK)
#define ADCx_R_D ADCx_R_D_MASK
/* The count of ADCx_R */
#define ADCx_R_COUNT (2U)
/*! @name CV1 - Compare Value Registers */
#define ADCx_CV1_CV_MASK (0xFFFFU)
#define ADCx_CV1_CV_SHIFT (0U)
#define ADCx_CV1_CV_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CV1_CV_SHIFT)) & ADCx_CV1_CV_MASK)
#define ADCx_CV1_CV ADCx_CV1_CV_MASK
/*! @name CV2 - Compare Value Registers */
#define ADCx_CV2_CV_MASK (0xFFFFU)
#define ADCx_CV2_CV_SHIFT (0U)
#define ADCx_CV2_CV_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CV2_CV_SHIFT)) & ADCx_CV2_CV_MASK)
#define ADCx_CV2_CV ADCx_CV2_CV_MASK
/*! @name SC2 - Status and Control Register 2 */
#define ADCx_SC2_REFSEL_MASK (0x3U)
#define ADCx_SC2_REFSEL_SHIFT (0U)
#define ADCx_SC2_REFSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_SC2_REFSEL_SHIFT)) & ADCx_SC2_REFSEL_MASK)
#define ADCx_SC2_REFSEL ADCx_SC2_REFSEL_MASK
#define ADCx_SC2_DMAEN_MASK (0x4U)
#define ADCx_SC2_DMAEN_SHIFT (2U)
#define ADCx_SC2_DMAEN_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_SC2_DMAEN_SHIFT)) & ADCx_SC2_DMAEN_MASK)
#define ADCx_SC2_DMAEN ADCx_SC2_DMAEN_MASK
#define ADCx_SC2_ACREN_MASK (0x8U)
#define ADCx_SC2_ACREN_SHIFT (3U)
#define ADCx_SC2_ACREN_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_SC2_ACREN_SHIFT)) & ADCx_SC2_ACREN_MASK)
#define ADCx_SC2_ACREN ADCx_SC2_ACREN_MASK
#define ADCx_SC2_ACFGT_MASK (0x10U)
#define ADCx_SC2_ACFGT_SHIFT (4U)
#define ADCx_SC2_ACFGT_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_SC2_ACFGT_SHIFT)) & ADCx_SC2_ACFGT_MASK)
#define ADCx_SC2_ACFGT ADCx_SC2_ACFGT_MASK
#define ADCx_SC2_ACFE_MASK (0x20U)
#define ADCx_SC2_ACFE_SHIFT (5U)
#define ADCx_SC2_ACFE_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_SC2_ACFE_SHIFT)) & ADCx_SC2_ACFE_MASK)
#define ADCx_SC2_ACFE ADCx_SC2_ACFE_MASK
#define ADCx_SC2_ADTRG_MASK (0x40U)
#define ADCx_SC2_ADTRG_SHIFT (6U)
#define ADCx_SC2_ADTRG_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_SC2_ADTRG_SHIFT)) & ADCx_SC2_ADTRG_MASK)
#define ADCx_SC2_ADTRG ADCx_SC2_ADTRG_MASK
#define ADCx_SC2_ADACT_MASK (0x80U)
#define ADCx_SC2_ADACT_SHIFT (7U)
#define ADCx_SC2_ADACT_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_SC2_ADACT_SHIFT)) & ADCx_SC2_ADACT_MASK)
#define ADCx_SC2_ADACT ADCx_SC2_ADACT_MASK
/*! @name SC3 - Status and Control Register 3 */
#define ADCx_SC3_AVGS_MASK (0x3U)
#define ADCx_SC3_AVGS_SHIFT (0U)
#define ADCx_SC3_AVGS(x) (((uint32_t)(((uint32_t)(x)) << ADCx_SC3_AVGS_SHIFT)) & ADCx_SC3_AVGS_MASK)
#define ADCx_SC3_AVGE_MASK (0x4U)
#define ADCx_SC3_AVGE_SHIFT (2U)
#define ADCx_SC3_AVGE_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_SC3_AVGE_SHIFT)) & ADCx_SC3_AVGE_MASK)
#define ADCx_SC3_AVGE ADCx_SC3_AVGE_MASK
#define ADCx_SC3_ADCO_MASK (0x8U)
#define ADCx_SC3_ADCO_SHIFT (3U)
#define ADCx_SC3_ADCO_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_SC3_ADCO_SHIFT)) & ADCx_SC3_ADCO_MASK)
#define ADCx_SC3_ADCO ADCx_SC3_ADCO_MASK
#define ADCx_SC3_CALF_MASK (0x40U)
#define ADCx_SC3_CALF_SHIFT (6U)
#define ADCx_SC3_CALF_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_SC3_CALF_SHIFT)) & ADCx_SC3_CALF_MASK)
#define ADCx_SC3_CALF ADCx_SC3_CALF_MASK
#define ADCx_SC3_CAL_MASK (0x80U)
#define ADCx_SC3_CAL_SHIFT (7U)
#define ADCx_SC3_CAL_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_SC3_CAL_SHIFT)) & ADCx_SC3_CAL_MASK)
#define ADCx_SC3_CAL ADCx_SC3_CAL_MASK
/*! @name OFS - ADC Offset Correction Register */
#define ADCx_OFS_OFS_MASK (0xFFFFU)
#define ADCx_OFS_OFS_SHIFT (0U)
#define ADCx_OFS_OFS_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_OFS_OFS_SHIFT)) & ADCx_OFS_OFS_MASK)
#define ADCx_OFS_OFS ADCx_OFS_OFS_MASK
/*! @name PG - ADC Plus-Side Gain Register */
#define ADCx_PG_PG_MASK (0xFFFFU)
#define ADCx_PG_PG_SHIFT (0U)
#define ADCx_PG_PG_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_PG_PG_SHIFT)) & ADCx_PG_PG_MASK)
#define ADCx_PG_PG ADCx_PG_PG_MASK
/*! @name MG - ADC Minus-Side Gain Register */
#define ADCx_MG_MG_MASK (0xFFFFU)
#define ADCx_MG_MG_SHIFT (0U)
#define ADCx_MG_MG_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_MG_MG_SHIFT)) & ADCx_MG_MG_MASK)
#define ADCx_MG_MG ADCx_MG_MG_MASK
/*! @name CLPD - ADC Plus-Side General Calibration Value Register */
#define ADCx_CLPD_CLPD_MASK (0x3FU)
#define ADCx_CLPD_CLPD_SHIFT (0U)
#define ADCx_CLPD_CLPD_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CLPD_CLPD_SHIFT)) & ADCx_CLPD_CLPD_MASK)
#define ADCx_CLPD_CLPD ADCx_CLPD_CLPD_MASK
/*! @name CLPS - ADC Plus-Side General Calibration Value Register */
#define ADCx_CLPS_CLPS_MASK (0x3FU)
#define ADCx_CLPS_CLPS_SHIFT (0U)
#define ADCx_CLPS_CLPS_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CLPS_CLPS_SHIFT)) & ADCx_CLPS_CLPS_MASK)
#define ADCx_CLPS_CLPS ADCx_CLPS_CLPS_MASK
/*! @name CLP4 - ADC Plus-Side General Calibration Value Register */
#define ADCx_CLP4_CLP4_MASK (0x3FFU)
#define ADCx_CLP4_CLP4_SHIFT (0U)
#define ADCx_CLP4_CLP4_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CLP4_CLP4_SHIFT)) & ADCx_CLP4_CLP4_MASK)
#define ADCx_CLP4_CLP4 ADCx_CLP4_CLP4_MASK
/*! @name CLP3 - ADC Plus-Side General Calibration Value Register */
#define ADCx_CLP3_CLP3_MASK (0x1FFU)
#define ADCx_CLP3_CLP3_SHIFT (0U)
#define ADCx_CLP3_CLP3_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CLP3_CLP3_SHIFT)) & ADCx_CLP3_CLP3_MASK)
#define ADCx_CLP3_CLP3 ADCx_CLP3_CLP3_MASK
/*! @name CLP2 - ADC Plus-Side General Calibration Value Register */
#define ADCx_CLP2_CLP2_MASK (0xFFU)
#define ADCx_CLP2_CLP2_SHIFT (0U)
#define ADCx_CLP2_CLP2_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CLP2_CLP2_SHIFT)) & ADCx_CLP2_CLP2_MASK)
#define ADCx_CLP2_CLP2 ADCx_CLP2_CLP2_MASK
/*! @name CLP1 - ADC Plus-Side General Calibration Value Register */
#define ADCx_CLP1_CLP1_MASK (0x7FU)
#define ADCx_CLP1_CLP1_SHIFT (0U)
#define ADCx_CLP1_CLP1_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CLP1_CLP1_SHIFT)) & ADCx_CLP1_CLP1_MASK)
#define ADCx_CLP1_CLP1 ADCx_CLP1_CLP1_MASK
/*! @name CLP0 - ADC Plus-Side General Calibration Value Register */
#define ADCx_CLP0_CLP0_MASK (0x3FU)
#define ADCx_CLP0_CLP0_SHIFT (0U)
#define ADCx_CLP0_CLP0_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CLP0_CLP0_SHIFT)) & ADCx_CLP0_CLP0_MASK)
#define ADCx_CLP0_CLP0 ADCx_CLP0_CLP0_MASK
/*! @name CLMD - ADC Minus-Side General Calibration Value Register */
#define ADCx_CLMD_CLMD_MASK (0x3FU)
#define ADCx_CLMD_CLMD_SHIFT (0U)
#define ADCx_CLMD_CLMD_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CLMD_CLMD_SHIFT)) & ADCx_CLMD_CLMD_MASK)
#define ADCx_CLMD_CLMD ADCx_CLMD_CLMD_MASK
/*! @name CLMS - ADC Minus-Side General Calibration Value Register */
#define ADCx_CLMS_CLMS_MASK (0x3FU)
#define ADCx_CLMS_CLMS_SHIFT (0U)
#define ADCx_CLMS_CLMS_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CLMS_CLMS_SHIFT)) & ADCx_CLMS_CLMS_MASK)
#define ADCx_CLMS_CLMS ADCx_CLMS_CLMS_MASK
/*! @name CLM4 - ADC Minus-Side General Calibration Value Register */
#define ADCx_CLM4_CLM4_MASK (0x3FFU)
#define ADCx_CLM4_CLM4_SHIFT (0U)
#define ADCx_CLM4_CLM4_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CLM4_CLM4_SHIFT)) & ADCx_CLM4_CLM4_MASK)
#define ADCx_CLM4_CLM4 ADCx_CLM4_CLM4_MASK
/*! @name CLM3 - ADC Minus-Side General Calibration Value Register */
#define ADCx_CLM3_CLM3_MASK (0x1FFU)
#define ADCx_CLM3_CLM3_SHIFT (0U)
#define ADCx_CLM3_CLM3_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CLM3_CLM3_SHIFT)) & ADCx_CLM3_CLM3_MASK)
#define ADCx_CLM3_CLM3 ADCx_CLM3_CLM3_MASK
/*! @name CLM2 - ADC Minus-Side General Calibration Value Register */
#define ADCx_CLM2_CLM2_MASK (0xFFU)
#define ADCx_CLM2_CLM2_SHIFT (0U)
#define ADCx_CLM2_CLM2_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CLM2_CLM2_SHIFT)) & ADCx_CLM2_CLM2_MASK)
#define ADCx_CLM2_CLM2 ADCx_CLM2_CLM2_MASK
/*! @name CLM1 - ADC Minus-Side General Calibration Value Register */
#define ADCx_CLM1_CLM1_MASK (0x7FU)
#define ADCx_CLM1_CLM1_SHIFT (0U)
#define ADCx_CLM1_CLM1_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CLM1_CLM1_SHIFT)) & ADCx_CLM1_CLM1_MASK)
#define ADCx_CLM1_CLM1 ADCx_CLM1_CLM1_MASK
/*! @name CLM0 - ADC Minus-Side General Calibration Value Register */
#define ADCx_CLM0_CLM0_MASK (0x3FU)
#define ADCx_CLM0_CLM0_SHIFT (0U)
#define ADCx_CLM0_CLM0_SET(x) (((uint32_t)(((uint32_t)(x)) << ADCx_CLM0_CLM0_SHIFT)) & ADCx_CLM0_CLM0_MASK)
#define ADCx_CLM0_CLM0 ADCx_CLM0_CLM0_MASK
/*!
* @}
*/ /* end of group ADCx_Register_Masks */
/* ADC - Peripheral instance base addresses */
/** Peripheral ADC0 base address */
#define ADC0_BASE (0x4003B000u)
/** Peripheral ADC0 base pointer */
#define ADC0 ((ADC_TypeDef *)ADC0_BASE)
/** Peripheral ADC1 base address */
#define ADC1_BASE (0x400BB000u)
/** Peripheral ADC1 base pointer */
#define ADC1 ((ADC_TypeDef *)ADC1_BASE)
/** Array initializer of ADC peripheral base addresses */
#define ADCx_BASE_ADDRS { ADC0_BASE, ADC1_BASE }
/** Array initializer of ADC peripheral base pointers */
#define ADCx_BASE_PTRS { ADC0, ADC1 }
/** Interrupt vectors for the ADC peripheral type */
#define ADCx_IRQS { ADC0_IRQn, ADC1_IRQn }
/*!
* @}
*/ /* end of group ADCx_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- AIPS Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup AIPS_Peripheral_Access_Layer AIPS Peripheral Access Layer
* @{
*/
/** AIPS - Register Layout Typedef */
typedef struct {
__IO uint32_t MPRA; /**< Master Privilege Register A, offset: 0x0 */
uint8_t RESERVED_0[28];
__IO uint32_t PACRA; /**< Peripheral Access Control Register, offset: 0x20 */
__IO uint32_t PACRB; /**< Peripheral Access Control Register, offset: 0x24 */
__IO uint32_t PACRC; /**< Peripheral Access Control Register, offset: 0x28 */
__IO uint32_t PACRD; /**< Peripheral Access Control Register, offset: 0x2C */
uint8_t RESERVED_1[16];
__IO uint32_t PACRE; /**< Peripheral Access Control Register, offset: 0x40 */
__IO uint32_t PACRF; /**< Peripheral Access Control Register, offset: 0x44 */
__IO uint32_t PACRG; /**< Peripheral Access Control Register, offset: 0x48 */
__IO uint32_t PACRH; /**< Peripheral Access Control Register, offset: 0x4C */
__IO uint32_t PACRI; /**< Peripheral Access Control Register, offset: 0x50 */
__IO uint32_t PACRJ; /**< Peripheral Access Control Register, offset: 0x54 */
__IO uint32_t PACRK; /**< Peripheral Access Control Register, offset: 0x58 */
__IO uint32_t PACRL; /**< Peripheral Access Control Register, offset: 0x5C */
__IO uint32_t PACRM; /**< Peripheral Access Control Register, offset: 0x60 */
__IO uint32_t PACRN; /**< Peripheral Access Control Register, offset: 0x64 */
__IO uint32_t PACRO; /**< Peripheral Access Control Register, offset: 0x68 */
__IO uint32_t PACRP; /**< Peripheral Access Control Register, offset: 0x6C */
} AIPS_TypeDef;
/* ----------------------------------------------------------------------------
-- AIPS Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup AIPS_Register_Masks AIPS Register Masks
* @{
*/
/*! @name MPRA - Master Privilege Register A */
#define AIPS_MPRA_MPL6_MASK (0x10U)
#define AIPS_MPRA_MPL6_SHIFT (4U)
#define AIPS_MPRA_MPL6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MPL6_SHIFT)) & AIPS_MPRA_MPL6_MASK)
#define AIPS_MPRA_MPL6 AIPS_MPRA_MPL6_MASK
#define AIPS_MPRA_MTW6_MASK (0x20U)
#define AIPS_MPRA_MTW6_SHIFT (5U)
#define AIPS_MPRA_MTW6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MTW6_SHIFT)) & AIPS_MPRA_MTW6_MASK)
#define AIPS_MPRA_MTW6 AIPS_MPRA_MTW6_MASK
#define AIPS_MPRA_MTR6_MASK (0x40U)
#define AIPS_MPRA_MTR6_SHIFT (6U)
#define AIPS_MPRA_MTR6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MTR6_SHIFT)) & AIPS_MPRA_MTR6_MASK)
#define AIPS_MPRA_MTR6 AIPS_MPRA_MTR6_MASK
#define AIPS_MPRA_MPL5_MASK (0x100U)
#define AIPS_MPRA_MPL5_SHIFT (8U)
#define AIPS_MPRA_MPL5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MPL5_SHIFT)) & AIPS_MPRA_MPL5_MASK)
#define AIPS_MPRA_MPL5 AIPS_MPRA_MPL5_MASK
#define AIPS_MPRA_MTW5_MASK (0x200U)
#define AIPS_MPRA_MTW5_SHIFT (9U)
#define AIPS_MPRA_MTW5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MTW5_SHIFT)) & AIPS_MPRA_MTW5_MASK)
#define AIPS_MPRA_MTW5 AIPS_MPRA_MTW5_MASK
#define AIPS_MPRA_MTR5_MASK (0x400U)
#define AIPS_MPRA_MTR5_SHIFT (10U)
#define AIPS_MPRA_MTR5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MTR5_SHIFT)) & AIPS_MPRA_MTR5_MASK)
#define AIPS_MPRA_MTR5 AIPS_MPRA_MTR5_MASK
#define AIPS_MPRA_MPL4_MASK (0x1000U)
#define AIPS_MPRA_MPL4_SHIFT (12U)
#define AIPS_MPRA_MPL4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MPL4_SHIFT)) & AIPS_MPRA_MPL4_MASK)
#define AIPS_MPRA_MPL4 AIPS_MPRA_MPL4_MASK
#define AIPS_MPRA_MTW4_MASK (0x2000U)
#define AIPS_MPRA_MTW4_SHIFT (13U)
#define AIPS_MPRA_MTW4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MTW4_SHIFT)) & AIPS_MPRA_MTW4_MASK)
#define AIPS_MPRA_MTW4 AIPS_MPRA_MTW4_MASK
#define AIPS_MPRA_MTR4_MASK (0x4000U)
#define AIPS_MPRA_MTR4_SHIFT (14U)
#define AIPS_MPRA_MTR4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MTR4_SHIFT)) & AIPS_MPRA_MTR4_MASK)
#define AIPS_MPRA_MTR4 AIPS_MPRA_MTR4_MASK
#define AIPS_MPRA_MPL3_MASK (0x10000U)
#define AIPS_MPRA_MPL3_SHIFT (16U)
#define AIPS_MPRA_MPL3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MPL3_SHIFT)) & AIPS_MPRA_MPL3_MASK)
#define AIPS_MPRA_MPL3 AIPS_MPRA_MPL3_MASK
#define AIPS_MPRA_MTW3_MASK (0x20000U)
#define AIPS_MPRA_MTW3_SHIFT (17U)
#define AIPS_MPRA_MTW3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MTW3_SHIFT)) & AIPS_MPRA_MTW3_MASK)
#define AIPS_MPRA_MTW3 AIPS_MPRA_MTW3_MASK
#define AIPS_MPRA_MTR3_MASK (0x40000U)
#define AIPS_MPRA_MTR3_SHIFT (18U)
#define AIPS_MPRA_MTR3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MTR3_SHIFT)) & AIPS_MPRA_MTR3_MASK)
#define AIPS_MPRA_MTR3 AIPS_MPRA_MTR3_MASK
#define AIPS_MPRA_MPL2_MASK (0x100000U)
#define AIPS_MPRA_MPL2_SHIFT (20U)
#define AIPS_MPRA_MPL2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MPL2_SHIFT)) & AIPS_MPRA_MPL2_MASK)
#define AIPS_MPRA_MPL2 AIPS_MPRA_MPL2_MASK
#define AIPS_MPRA_MTW2_MASK (0x200000U)
#define AIPS_MPRA_MTW2_SHIFT (21U)
#define AIPS_MPRA_MTW2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MTW2_SHIFT)) & AIPS_MPRA_MTW2_MASK)
#define AIPS_MPRA_MTW2 AIPS_MPRA_MTW2_MASK
#define AIPS_MPRA_MTR2_MASK (0x400000U)
#define AIPS_MPRA_MTR2_SHIFT (22U)
#define AIPS_MPRA_MTR2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MTR2_SHIFT)) & AIPS_MPRA_MTR2_MASK)
#define AIPS_MPRA_MTR2 AIPS_MPRA_MTR2_MASK
#define AIPS_MPRA_MPL1_MASK (0x1000000U)
#define AIPS_MPRA_MPL1_SHIFT (24U)
#define AIPS_MPRA_MPL1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MPL1_SHIFT)) & AIPS_MPRA_MPL1_MASK)
#define AIPS_MPRA_MPL1 AIPS_MPRA_MPL1_MASK
#define AIPS_MPRA_MTW1_MASK (0x2000000U)
#define AIPS_MPRA_MTW1_SHIFT (25U)
#define AIPS_MPRA_MTW1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MTW1_SHIFT)) & AIPS_MPRA_MTW1_MASK)
#define AIPS_MPRA_MTW1 AIPS_MPRA_MTW1_MASK
#define AIPS_MPRA_MTR1_MASK (0x4000000U)
#define AIPS_MPRA_MTR1_SHIFT (26U)
#define AIPS_MPRA_MTR1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MTR1_SHIFT)) & AIPS_MPRA_MTR1_MASK)
#define AIPS_MPRA_MTR1 AIPS_MPRA_MTR1_MASK
#define AIPS_MPRA_MPL0_MASK (0x10000000U)
#define AIPS_MPRA_MPL0_SHIFT (28U)
#define AIPS_MPRA_MPL0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MPL0_SHIFT)) & AIPS_MPRA_MPL0_MASK)
#define AIPS_MPRA_MPL0 AIPS_MPRA_MPL0_MASK
#define AIPS_MPRA_MTW0_MASK (0x20000000U)
#define AIPS_MPRA_MTW0_SHIFT (29U)
#define AIPS_MPRA_MTW0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MTW0_SHIFT)) & AIPS_MPRA_MTW0_MASK)
#define AIPS_MPRA_MTW0 AIPS_MPRA_MTW0_MASK
#define AIPS_MPRA_MTR0_MASK (0x40000000U)
#define AIPS_MPRA_MTR0_SHIFT (30U)
#define AIPS_MPRA_MTR0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_MPRA_MTR0_SHIFT)) & AIPS_MPRA_MTR0_MASK)
#define AIPS_MPRA_MTR0 AIPS_MPRA_MTR0_MASK
/*! @name PACRA - Peripheral Access Control Register */
#define AIPS_PACRA_TP7_MASK (0x1U)
#define AIPS_PACRA_TP7_SHIFT (0U)
#define AIPS_PACRA_TP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_TP7_SHIFT)) & AIPS_PACRA_TP7_MASK)
#define AIPS_PACRA_TP7 AIPS_PACRA_TP7_MASK
#define AIPS_PACRA_WP7_MASK (0x2U)
#define AIPS_PACRA_WP7_SHIFT (1U)
#define AIPS_PACRA_WP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_WP7_SHIFT)) & AIPS_PACRA_WP7_MASK)
#define AIPS_PACRA_WP7 AIPS_PACRA_WP7_MASK
#define AIPS_PACRA_SP7_MASK (0x4U)
#define AIPS_PACRA_SP7_SHIFT (2U)
#define AIPS_PACRA_SP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_SP7_SHIFT)) & AIPS_PACRA_SP7_MASK)
#define AIPS_PACRA_SP7 AIPS_PACRA_SP7_MASK
#define AIPS_PACRA_TP6_MASK (0x10U)
#define AIPS_PACRA_TP6_SHIFT (4U)
#define AIPS_PACRA_TP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_TP6_SHIFT)) & AIPS_PACRA_TP6_MASK)
#define AIPS_PACRA_TP6 AIPS_PACRA_TP6_MASK
#define AIPS_PACRA_WP6_MASK (0x20U)
#define AIPS_PACRA_WP6_SHIFT (5U)
#define AIPS_PACRA_WP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_WP6_SHIFT)) & AIPS_PACRA_WP6_MASK)
#define AIPS_PACRA_WP6 AIPS_PACRA_WP6_MASK
#define AIPS_PACRA_SP6_MASK (0x40U)
#define AIPS_PACRA_SP6_SHIFT (6U)
#define AIPS_PACRA_SP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_SP6_SHIFT)) & AIPS_PACRA_SP6_MASK)
#define AIPS_PACRA_SP6 AIPS_PACRA_SP6_MASK
#define AIPS_PACRA_TP5_MASK (0x100U)
#define AIPS_PACRA_TP5_SHIFT (8U)
#define AIPS_PACRA_TP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_TP5_SHIFT)) & AIPS_PACRA_TP5_MASK)
#define AIPS_PACRA_TP5 AIPS_PACRA_TP5_MASK
#define AIPS_PACRA_WP5_MASK (0x200U)
#define AIPS_PACRA_WP5_SHIFT (9U)
#define AIPS_PACRA_WP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_WP5_SHIFT)) & AIPS_PACRA_WP5_MASK)
#define AIPS_PACRA_WP5 AIPS_PACRA_WP5_MASK
#define AIPS_PACRA_SP5_MASK (0x400U)
#define AIPS_PACRA_SP5_SHIFT (10U)
#define AIPS_PACRA_SP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_SP5_SHIFT)) & AIPS_PACRA_SP5_MASK)
#define AIPS_PACRA_SP5 AIPS_PACRA_SP5_MASK
#define AIPS_PACRA_TP4_MASK (0x1000U)
#define AIPS_PACRA_TP4_SHIFT (12U)
#define AIPS_PACRA_TP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_TP4_SHIFT)) & AIPS_PACRA_TP4_MASK)
#define AIPS_PACRA_TP4 AIPS_PACRA_TP4_MASK
#define AIPS_PACRA_WP4_MASK (0x2000U)
#define AIPS_PACRA_WP4_SHIFT (13U)
#define AIPS_PACRA_WP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_WP4_SHIFT)) & AIPS_PACRA_WP4_MASK)
#define AIPS_PACRA_WP4 AIPS_PACRA_WP4_MASK
#define AIPS_PACRA_SP4_MASK (0x4000U)
#define AIPS_PACRA_SP4_SHIFT (14U)
#define AIPS_PACRA_SP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_SP4_SHIFT)) & AIPS_PACRA_SP4_MASK)
#define AIPS_PACRA_SP4 AIPS_PACRA_SP4_MASK
#define AIPS_PACRA_TP3_MASK (0x10000U)
#define AIPS_PACRA_TP3_SHIFT (16U)
#define AIPS_PACRA_TP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_TP3_SHIFT)) & AIPS_PACRA_TP3_MASK)
#define AIPS_PACRA_TP3 AIPS_PACRA_TP3_MASK
#define AIPS_PACRA_WP3_MASK (0x20000U)
#define AIPS_PACRA_WP3_SHIFT (17U)
#define AIPS_PACRA_WP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_WP3_SHIFT)) & AIPS_PACRA_WP3_MASK)
#define AIPS_PACRA_WP3 AIPS_PACRA_WP3_MASK
#define AIPS_PACRA_SP3_MASK (0x40000U)
#define AIPS_PACRA_SP3_SHIFT (18U)
#define AIPS_PACRA_SP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_SP3_SHIFT)) & AIPS_PACRA_SP3_MASK)
#define AIPS_PACRA_SP3 AIPS_PACRA_SP3_MASK
#define AIPS_PACRA_TP2_MASK (0x100000U)
#define AIPS_PACRA_TP2_SHIFT (20U)
#define AIPS_PACRA_TP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_TP2_SHIFT)) & AIPS_PACRA_TP2_MASK)
#define AIPS_PACRA_TP2 AIPS_PACRA_TP2_MASK
#define AIPS_PACRA_WP2_MASK (0x200000U)
#define AIPS_PACRA_WP2_SHIFT (21U)
#define AIPS_PACRA_WP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_WP2_SHIFT)) & AIPS_PACRA_WP2_MASK)
#define AIPS_PACRA_WP2 AIPS_PACRA_WP2_MASK
#define AIPS_PACRA_SP2_MASK (0x400000U)
#define AIPS_PACRA_SP2_SHIFT (22U)
#define AIPS_PACRA_SP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_SP2_SHIFT)) & AIPS_PACRA_SP2_MASK)
#define AIPS_PACRA_SP2 AIPS_PACRA_SP2_MASK
#define AIPS_PACRA_TP1_MASK (0x1000000U)
#define AIPS_PACRA_TP1_SHIFT (24U)
#define AIPS_PACRA_TP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_TP1_SHIFT)) & AIPS_PACRA_TP1_MASK)
#define AIPS_PACRA_TP1 AIPS_PACRA_TP1_MASK
#define AIPS_PACRA_WP1_MASK (0x2000000U)
#define AIPS_PACRA_WP1_SHIFT (25U)
#define AIPS_PACRA_WP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_WP1_SHIFT)) & AIPS_PACRA_WP1_MASK)
#define AIPS_PACRA_WP1 AIPS_PACRA_WP1_MASK
#define AIPS_PACRA_SP1_MASK (0x4000000U)
#define AIPS_PACRA_SP1_SHIFT (26U)
#define AIPS_PACRA_SP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_SP1_SHIFT)) & AIPS_PACRA_SP1_MASK)
#define AIPS_PACRA_SP1 AIPS_PACRA_SP1_MASK
#define AIPS_PACRA_TP0_MASK (0x10000000U)
#define AIPS_PACRA_TP0_SHIFT (28U)
#define AIPS_PACRA_TP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_TP0_SHIFT)) & AIPS_PACRA_TP0_MASK)
#define AIPS_PACRA_TP0 AIPS_PACRA_TP0_MASK
#define AIPS_PACRA_WP0_MASK (0x20000000U)
#define AIPS_PACRA_WP0_SHIFT (29U)
#define AIPS_PACRA_WP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_WP0_SHIFT)) & AIPS_PACRA_WP0_MASK)
#define AIPS_PACRA_WP0 AIPS_PACRA_WP0_MASK
#define AIPS_PACRA_SP0_MASK (0x40000000U)
#define AIPS_PACRA_SP0_SHIFT (30U)
#define AIPS_PACRA_SP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRA_SP0_SHIFT)) & AIPS_PACRA_SP0_MASK)
#define AIPS_PACRA_SP0 AIPS_PACRA_SP0_MASK
/*! @name PACRB - Peripheral Access Control Register */
#define AIPS_PACRB_TP7_MASK (0x1U)
#define AIPS_PACRB_TP7_SHIFT (0U)
#define AIPS_PACRB_TP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_TP7_SHIFT)) & AIPS_PACRB_TP7_MASK)
#define AIPS_PACRB_TP7 AIPS_PACRB_TP7_MASK
#define AIPS_PACRB_WP7_MASK (0x2U)
#define AIPS_PACRB_WP7_SHIFT (1U)
#define AIPS_PACRB_WP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_WP7_SHIFT)) & AIPS_PACRB_WP7_MASK)
#define AIPS_PACRB_WP7 AIPS_PACRB_WP7_MASK
#define AIPS_PACRB_SP7_MASK (0x4U)
#define AIPS_PACRB_SP7_SHIFT (2U)
#define AIPS_PACRB_SP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_SP7_SHIFT)) & AIPS_PACRB_SP7_MASK)
#define AIPS_PACRB_SP7 AIPS_PACRB_SP7_MASK
#define AIPS_PACRB_TP6_MASK (0x10U)
#define AIPS_PACRB_TP6_SHIFT (4U)
#define AIPS_PACRB_TP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_TP6_SHIFT)) & AIPS_PACRB_TP6_MASK)
#define AIPS_PACRB_TP6 AIPS_PACRB_TP6_MASK
#define AIPS_PACRB_WP6_MASK (0x20U)
#define AIPS_PACRB_WP6_SHIFT (5U)
#define AIPS_PACRB_WP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_WP6_SHIFT)) & AIPS_PACRB_WP6_MASK)
#define AIPS_PACRB_WP6 AIPS_PACRB_WP6_MASK
#define AIPS_PACRB_SP6_MASK (0x40U)
#define AIPS_PACRB_SP6_SHIFT (6U)
#define AIPS_PACRB_SP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_SP6_SHIFT)) & AIPS_PACRB_SP6_MASK)
#define AIPS_PACRB_SP6 AIPS_PACRB_SP6_MASK
#define AIPS_PACRB_TP5_MASK (0x100U)
#define AIPS_PACRB_TP5_SHIFT (8U)
#define AIPS_PACRB_TP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_TP5_SHIFT)) & AIPS_PACRB_TP5_MASK)
#define AIPS_PACRB_TP5 AIPS_PACRB_TP5_MASK
#define AIPS_PACRB_WP5_MASK (0x200U)
#define AIPS_PACRB_WP5_SHIFT (9U)
#define AIPS_PACRB_WP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_WP5_SHIFT)) & AIPS_PACRB_WP5_MASK)
#define AIPS_PACRB_WP5 AIPS_PACRB_WP5_MASK
#define AIPS_PACRB_SP5_MASK (0x400U)
#define AIPS_PACRB_SP5_SHIFT (10U)
#define AIPS_PACRB_SP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_SP5_SHIFT)) & AIPS_PACRB_SP5_MASK)
#define AIPS_PACRB_SP5 AIPS_PACRB_SP5_MASK
#define AIPS_PACRB_TP4_MASK (0x1000U)
#define AIPS_PACRB_TP4_SHIFT (12U)
#define AIPS_PACRB_TP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_TP4_SHIFT)) & AIPS_PACRB_TP4_MASK)
#define AIPS_PACRB_TP4 AIPS_PACRB_TP4_MASK
#define AIPS_PACRB_WP4_MASK (0x2000U)
#define AIPS_PACRB_WP4_SHIFT (13U)
#define AIPS_PACRB_WP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_WP4_SHIFT)) & AIPS_PACRB_WP4_MASK)
#define AIPS_PACRB_WP4 AIPS_PACRB_WP4_MASK
#define AIPS_PACRB_SP4_MASK (0x4000U)
#define AIPS_PACRB_SP4_SHIFT (14U)
#define AIPS_PACRB_SP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_SP4_SHIFT)) & AIPS_PACRB_SP4_MASK)
#define AIPS_PACRB_SP4 AIPS_PACRB_SP4_MASK
#define AIPS_PACRB_TP3_MASK (0x10000U)
#define AIPS_PACRB_TP3_SHIFT (16U)
#define AIPS_PACRB_TP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_TP3_SHIFT)) & AIPS_PACRB_TP3_MASK)
#define AIPS_PACRB_TP3 AIPS_PACRB_TP3_MASK
#define AIPS_PACRB_WP3_MASK (0x20000U)
#define AIPS_PACRB_WP3_SHIFT (17U)
#define AIPS_PACRB_WP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_WP3_SHIFT)) & AIPS_PACRB_WP3_MASK)
#define AIPS_PACRB_WP3 AIPS_PACRB_WP3_MASK
#define AIPS_PACRB_SP3_MASK (0x40000U)
#define AIPS_PACRB_SP3_SHIFT (18U)
#define AIPS_PACRB_SP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_SP3_SHIFT)) & AIPS_PACRB_SP3_MASK)
#define AIPS_PACRB_SP3 AIPS_PACRB_SP3_MASK
#define AIPS_PACRB_TP2_MASK (0x100000U)
#define AIPS_PACRB_TP2_SHIFT (20U)
#define AIPS_PACRB_TP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_TP2_SHIFT)) & AIPS_PACRB_TP2_MASK)
#define AIPS_PACRB_TP2 AIPS_PACRB_TP2_MASK
#define AIPS_PACRB_WP2_MASK (0x200000U)
#define AIPS_PACRB_WP2_SHIFT (21U)
#define AIPS_PACRB_WP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_WP2_SHIFT)) & AIPS_PACRB_WP2_MASK)
#define AIPS_PACRB_WP2 AIPS_PACRB_WP2_MASK
#define AIPS_PACRB_SP2_MASK (0x400000U)
#define AIPS_PACRB_SP2_SHIFT (22U)
#define AIPS_PACRB_SP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_SP2_SHIFT)) & AIPS_PACRB_SP2_MASK)
#define AIPS_PACRB_SP2 AIPS_PACRB_SP2_MASK
#define AIPS_PACRB_TP1_MASK (0x1000000U)
#define AIPS_PACRB_TP1_SHIFT (24U)
#define AIPS_PACRB_TP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_TP1_SHIFT)) & AIPS_PACRB_TP1_MASK)
#define AIPS_PACRB_TP1 AIPS_PACRB_TP1_MASK
#define AIPS_PACRB_WP1_MASK (0x2000000U)
#define AIPS_PACRB_WP1_SHIFT (25U)
#define AIPS_PACRB_WP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_WP1_SHIFT)) & AIPS_PACRB_WP1_MASK)
#define AIPS_PACRB_WP1 AIPS_PACRB_WP1_MASK
#define AIPS_PACRB_SP1_MASK (0x4000000U)
#define AIPS_PACRB_SP1_SHIFT (26U)
#define AIPS_PACRB_SP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_SP1_SHIFT)) & AIPS_PACRB_SP1_MASK)
#define AIPS_PACRB_SP1 AIPS_PACRB_SP1_MASK
#define AIPS_PACRB_TP0_MASK (0x10000000U)
#define AIPS_PACRB_TP0_SHIFT (28U)
#define AIPS_PACRB_TP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_TP0_SHIFT)) & AIPS_PACRB_TP0_MASK)
#define AIPS_PACRB_TP0 AIPS_PACRB_TP0_MASK
#define AIPS_PACRB_WP0_MASK (0x20000000U)
#define AIPS_PACRB_WP0_SHIFT (29U)
#define AIPS_PACRB_WP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_WP0_SHIFT)) & AIPS_PACRB_WP0_MASK)
#define AIPS_PACRB_WP0 AIPS_PACRB_WP0_MASK
#define AIPS_PACRB_SP0_MASK (0x40000000U)
#define AIPS_PACRB_SP0_SHIFT (30U)
#define AIPS_PACRB_SP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRB_SP0_SHIFT)) & AIPS_PACRB_SP0_MASK)
#define AIPS_PACRB_SP0 AIPS_PACRB_SP0_MASK
/*! @name PACRC - Peripheral Access Control Register */
#define AIPS_PACRC_TP7_MASK (0x1U)
#define AIPS_PACRC_TP7_SHIFT (0U)
#define AIPS_PACRC_TP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_TP7_SHIFT)) & AIPS_PACRC_TP7_MASK)
#define AIPS_PACRC_TP7 AIPS_PACRC_TP7_MASK
#define AIPS_PACRC_WP7_MASK (0x2U)
#define AIPS_PACRC_WP7_SHIFT (1U)
#define AIPS_PACRC_WP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_WP7_SHIFT)) & AIPS_PACRC_WP7_MASK)
#define AIPS_PACRC_WP7 AIPS_PACRC_WP7_MASK
#define AIPS_PACRC_SP7_MASK (0x4U)
#define AIPS_PACRC_SP7_SHIFT (2U)
#define AIPS_PACRC_SP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_SP7_SHIFT)) & AIPS_PACRC_SP7_MASK)
#define AIPS_PACRC_SP7 AIPS_PACRC_SP7_MASK
#define AIPS_PACRC_TP6_MASK (0x10U)
#define AIPS_PACRC_TP6_SHIFT (4U)
#define AIPS_PACRC_TP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_TP6_SHIFT)) & AIPS_PACRC_TP6_MASK)
#define AIPS_PACRC_TP6 AIPS_PACRC_TP6_MASK
#define AIPS_PACRC_WP6_MASK (0x20U)
#define AIPS_PACRC_WP6_SHIFT (5U)
#define AIPS_PACRC_WP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_WP6_SHIFT)) & AIPS_PACRC_WP6_MASK)
#define AIPS_PACRC_WP6 AIPS_PACRC_WP6_MASK
#define AIPS_PACRC_SP6_MASK (0x40U)
#define AIPS_PACRC_SP6_SHIFT (6U)
#define AIPS_PACRC_SP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_SP6_SHIFT)) & AIPS_PACRC_SP6_MASK)
#define AIPS_PACRC_SP6 AIPS_PACRC_SP6_MASK
#define AIPS_PACRC_TP5_MASK (0x100U)
#define AIPS_PACRC_TP5_SHIFT (8U)
#define AIPS_PACRC_TP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_TP5_SHIFT)) & AIPS_PACRC_TP5_MASK)
#define AIPS_PACRC_TP5 AIPS_PACRC_TP5_MASK
#define AIPS_PACRC_WP5_MASK (0x200U)
#define AIPS_PACRC_WP5_SHIFT (9U)
#define AIPS_PACRC_WP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_WP5_SHIFT)) & AIPS_PACRC_WP5_MASK)
#define AIPS_PACRC_WP5 AIPS_PACRC_WP5_MASK
#define AIPS_PACRC_SP5_MASK (0x400U)
#define AIPS_PACRC_SP5_SHIFT (10U)
#define AIPS_PACRC_SP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_SP5_SHIFT)) & AIPS_PACRC_SP5_MASK)
#define AIPS_PACRC_SP5 AIPS_PACRC_SP5_MASK
#define AIPS_PACRC_TP4_MASK (0x1000U)
#define AIPS_PACRC_TP4_SHIFT (12U)
#define AIPS_PACRC_TP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_TP4_SHIFT)) & AIPS_PACRC_TP4_MASK)
#define AIPS_PACRC_TP4 AIPS_PACRC_TP4_MASK
#define AIPS_PACRC_WP4_MASK (0x2000U)
#define AIPS_PACRC_WP4_SHIFT (13U)
#define AIPS_PACRC_WP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_WP4_SHIFT)) & AIPS_PACRC_WP4_MASK)
#define AIPS_PACRC_WP4 AIPS_PACRC_WP4_MASK
#define AIPS_PACRC_SP4_MASK (0x4000U)
#define AIPS_PACRC_SP4_SHIFT (14U)
#define AIPS_PACRC_SP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_SP4_SHIFT)) & AIPS_PACRC_SP4_MASK)
#define AIPS_PACRC_SP4 AIPS_PACRC_SP4_MASK
#define AIPS_PACRC_TP3_MASK (0x10000U)
#define AIPS_PACRC_TP3_SHIFT (16U)
#define AIPS_PACRC_TP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_TP3_SHIFT)) & AIPS_PACRC_TP3_MASK)
#define AIPS_PACRC_TP3 AIPS_PACRC_TP3_MASK
#define AIPS_PACRC_WP3_MASK (0x20000U)
#define AIPS_PACRC_WP3_SHIFT (17U)
#define AIPS_PACRC_WP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_WP3_SHIFT)) & AIPS_PACRC_WP3_MASK)
#define AIPS_PACRC_WP3 AIPS_PACRC_WP3_MASK
#define AIPS_PACRC_SP3_MASK (0x40000U)
#define AIPS_PACRC_SP3_SHIFT (18U)
#define AIPS_PACRC_SP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_SP3_SHIFT)) & AIPS_PACRC_SP3_MASK)
#define AIPS_PACRC_SP3 AIPS_PACRC_SP3_MASK
#define AIPS_PACRC_TP2_MASK (0x100000U)
#define AIPS_PACRC_TP2_SHIFT (20U)
#define AIPS_PACRC_TP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_TP2_SHIFT)) & AIPS_PACRC_TP2_MASK)
#define AIPS_PACRC_TP2 AIPS_PACRC_TP2_MASK
#define AIPS_PACRC_WP2_MASK (0x200000U)
#define AIPS_PACRC_WP2_SHIFT (21U)
#define AIPS_PACRC_WP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_WP2_SHIFT)) & AIPS_PACRC_WP2_MASK)
#define AIPS_PACRC_WP2 AIPS_PACRC_WP2_MASK
#define AIPS_PACRC_SP2_MASK (0x400000U)
#define AIPS_PACRC_SP2_SHIFT (22U)
#define AIPS_PACRC_SP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_SP2_SHIFT)) & AIPS_PACRC_SP2_MASK)
#define AIPS_PACRC_SP2 AIPS_PACRC_SP2_MASK
#define AIPS_PACRC_TP1_MASK (0x1000000U)
#define AIPS_PACRC_TP1_SHIFT (24U)
#define AIPS_PACRC_TP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_TP1_SHIFT)) & AIPS_PACRC_TP1_MASK)
#define AIPS_PACRC_TP1 AIPS_PACRC_TP1_MASK
#define AIPS_PACRC_WP1_MASK (0x2000000U)
#define AIPS_PACRC_WP1_SHIFT (25U)
#define AIPS_PACRC_WP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_WP1_SHIFT)) & AIPS_PACRC_WP1_MASK)
#define AIPS_PACRC_WP1 AIPS_PACRC_WP1_MASK
#define AIPS_PACRC_SP1_MASK (0x4000000U)
#define AIPS_PACRC_SP1_SHIFT (26U)
#define AIPS_PACRC_SP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_SP1_SHIFT)) & AIPS_PACRC_SP1_MASK)
#define AIPS_PACRC_SP1 AIPS_PACRC_SP1_MASK
#define AIPS_PACRC_TP0_MASK (0x10000000U)
#define AIPS_PACRC_TP0_SHIFT (28U)
#define AIPS_PACRC_TP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_TP0_SHIFT)) & AIPS_PACRC_TP0_MASK)
#define AIPS_PACRC_TP0 AIPS_PACRC_TP0_MASK
#define AIPS_PACRC_WP0_MASK (0x20000000U)
#define AIPS_PACRC_WP0_SHIFT (29U)
#define AIPS_PACRC_WP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_WP0_SHIFT)) & AIPS_PACRC_WP0_MASK)
#define AIPS_PACRC_WP0 AIPS_PACRC_WP0_MASK
#define AIPS_PACRC_SP0_MASK (0x40000000U)
#define AIPS_PACRC_SP0_SHIFT (30U)
#define AIPS_PACRC_SP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRC_SP0_SHIFT)) & AIPS_PACRC_SP0_MASK)
#define AIPS_PACRC_SP0 AIPS_PACRC_SP0_MASK
/*! @name PACRD - Peripheral Access Control Register */
#define AIPS_PACRD_TP7_MASK (0x1U)
#define AIPS_PACRD_TP7_SHIFT (0U)
#define AIPS_PACRD_TP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_TP7_SHIFT)) & AIPS_PACRD_TP7_MASK)
#define AIPS_PACRD_TP7 AIPS_PACRD_TP7_MASK
#define AIPS_PACRD_WP7_MASK (0x2U)
#define AIPS_PACRD_WP7_SHIFT (1U)
#define AIPS_PACRD_WP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_WP7_SHIFT)) & AIPS_PACRD_WP7_MASK)
#define AIPS_PACRD_WP7 AIPS_PACRD_WP7_MASK
#define AIPS_PACRD_SP7_MASK (0x4U)
#define AIPS_PACRD_SP7_SHIFT (2U)
#define AIPS_PACRD_SP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_SP7_SHIFT)) & AIPS_PACRD_SP7_MASK)
#define AIPS_PACRD_SP7 AIPS_PACRD_SP7_MASK
#define AIPS_PACRD_TP6_MASK (0x10U)
#define AIPS_PACRD_TP6_SHIFT (4U)
#define AIPS_PACRD_TP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_TP6_SHIFT)) & AIPS_PACRD_TP6_MASK)
#define AIPS_PACRD_TP6 AIPS_PACRD_TP6_MASK
#define AIPS_PACRD_WP6_MASK (0x20U)
#define AIPS_PACRD_WP6_SHIFT (5U)
#define AIPS_PACRD_WP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_WP6_SHIFT)) & AIPS_PACRD_WP6_MASK)
#define AIPS_PACRD_WP6 AIPS_PACRD_WP6_MASK
#define AIPS_PACRD_SP6_MASK (0x40U)
#define AIPS_PACRD_SP6_SHIFT (6U)
#define AIPS_PACRD_SP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_SP6_SHIFT)) & AIPS_PACRD_SP6_MASK)
#define AIPS_PACRD_SP6 AIPS_PACRD_SP6_MASK
#define AIPS_PACRD_TP5_MASK (0x100U)
#define AIPS_PACRD_TP5_SHIFT (8U)
#define AIPS_PACRD_TP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_TP5_SHIFT)) & AIPS_PACRD_TP5_MASK)
#define AIPS_PACRD_TP5 AIPS_PACRD_TP5_MASK
#define AIPS_PACRD_WP5_MASK (0x200U)
#define AIPS_PACRD_WP5_SHIFT (9U)
#define AIPS_PACRD_WP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_WP5_SHIFT)) & AIPS_PACRD_WP5_MASK)
#define AIPS_PACRD_WP5 AIPS_PACRD_WP5_MASK
#define AIPS_PACRD_SP5_MASK (0x400U)
#define AIPS_PACRD_SP5_SHIFT (10U)
#define AIPS_PACRD_SP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_SP5_SHIFT)) & AIPS_PACRD_SP5_MASK)
#define AIPS_PACRD_SP5 AIPS_PACRD_SP5_MASK
#define AIPS_PACRD_TP4_MASK (0x1000U)
#define AIPS_PACRD_TP4_SHIFT (12U)
#define AIPS_PACRD_TP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_TP4_SHIFT)) & AIPS_PACRD_TP4_MASK)
#define AIPS_PACRD_TP4 AIPS_PACRD_TP4_MASK
#define AIPS_PACRD_WP4_MASK (0x2000U)
#define AIPS_PACRD_WP4_SHIFT (13U)
#define AIPS_PACRD_WP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_WP4_SHIFT)) & AIPS_PACRD_WP4_MASK)
#define AIPS_PACRD_WP4 AIPS_PACRD_WP4_MASK
#define AIPS_PACRD_SP4_MASK (0x4000U)
#define AIPS_PACRD_SP4_SHIFT (14U)
#define AIPS_PACRD_SP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_SP4_SHIFT)) & AIPS_PACRD_SP4_MASK)
#define AIPS_PACRD_SP4 AIPS_PACRD_SP4_MASK
#define AIPS_PACRD_TP3_MASK (0x10000U)
#define AIPS_PACRD_TP3_SHIFT (16U)
#define AIPS_PACRD_TP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_TP3_SHIFT)) & AIPS_PACRD_TP3_MASK)
#define AIPS_PACRD_TP3 AIPS_PACRD_TP3_MASK
#define AIPS_PACRD_WP3_MASK (0x20000U)
#define AIPS_PACRD_WP3_SHIFT (17U)
#define AIPS_PACRD_WP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_WP3_SHIFT)) & AIPS_PACRD_WP3_MASK)
#define AIPS_PACRD_WP3 AIPS_PACRD_WP3_MASK
#define AIPS_PACRD_SP3_MASK (0x40000U)
#define AIPS_PACRD_SP3_SHIFT (18U)
#define AIPS_PACRD_SP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_SP3_SHIFT)) & AIPS_PACRD_SP3_MASK)
#define AIPS_PACRD_SP3 AIPS_PACRD_SP3_MASK
#define AIPS_PACRD_TP2_MASK (0x100000U)
#define AIPS_PACRD_TP2_SHIFT (20U)
#define AIPS_PACRD_TP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_TP2_SHIFT)) & AIPS_PACRD_TP2_MASK)
#define AIPS_PACRD_TP2 AIPS_PACRD_TP2_MASK
#define AIPS_PACRD_WP2_MASK (0x200000U)
#define AIPS_PACRD_WP2_SHIFT (21U)
#define AIPS_PACRD_WP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_WP2_SHIFT)) & AIPS_PACRD_WP2_MASK)
#define AIPS_PACRD_WP2 AIPS_PACRD_WP2_MASK
#define AIPS_PACRD_SP2_MASK (0x400000U)
#define AIPS_PACRD_SP2_SHIFT (22U)
#define AIPS_PACRD_SP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_SP2_SHIFT)) & AIPS_PACRD_SP2_MASK)
#define AIPS_PACRD_SP2 AIPS_PACRD_SP2_MASK
#define AIPS_PACRD_TP1_MASK (0x1000000U)
#define AIPS_PACRD_TP1_SHIFT (24U)
#define AIPS_PACRD_TP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_TP1_SHIFT)) & AIPS_PACRD_TP1_MASK)
#define AIPS_PACRD_TP1 AIPS_PACRD_TP1_MASK
#define AIPS_PACRD_WP1_MASK (0x2000000U)
#define AIPS_PACRD_WP1_SHIFT (25U)
#define AIPS_PACRD_WP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_WP1_SHIFT)) & AIPS_PACRD_WP1_MASK)
#define AIPS_PACRD_WP1 AIPS_PACRD_WP1_MASK
#define AIPS_PACRD_SP1_MASK (0x4000000U)
#define AIPS_PACRD_SP1_SHIFT (26U)
#define AIPS_PACRD_SP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_SP1_SHIFT)) & AIPS_PACRD_SP1_MASK)
#define AIPS_PACRD_SP1 AIPS_PACRD_SP1_MASK
#define AIPS_PACRD_TP0_MASK (0x10000000U)
#define AIPS_PACRD_TP0_SHIFT (28U)
#define AIPS_PACRD_TP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_TP0_SHIFT)) & AIPS_PACRD_TP0_MASK)
#define AIPS_PACRD_TP0 AIPS_PACRD_TP0_MASK
#define AIPS_PACRD_WP0_MASK (0x20000000U)
#define AIPS_PACRD_WP0_SHIFT (29U)
#define AIPS_PACRD_WP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_WP0_SHIFT)) & AIPS_PACRD_WP0_MASK)
#define AIPS_PACRD_WP0 AIPS_PACRD_WP0_MASK
#define AIPS_PACRD_SP0_MASK (0x40000000U)
#define AIPS_PACRD_SP0_SHIFT (30U)
#define AIPS_PACRD_SP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRD_SP0_SHIFT)) & AIPS_PACRD_SP0_MASK)
#define AIPS_PACRD_SP0 AIPS_PACRD_SP0_MASK
/*! @name PACRE - Peripheral Access Control Register */
#define AIPS_PACRE_TP7_MASK (0x1U)
#define AIPS_PACRE_TP7_SHIFT (0U)
#define AIPS_PACRE_TP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_TP7_SHIFT)) & AIPS_PACRE_TP7_MASK)
#define AIPS_PACRE_TP7 AIPS_PACRE_TP7_MASK
#define AIPS_PACRE_WP7_MASK (0x2U)
#define AIPS_PACRE_WP7_SHIFT (1U)
#define AIPS_PACRE_WP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_WP7_SHIFT)) & AIPS_PACRE_WP7_MASK)
#define AIPS_PACRE_WP7 AIPS_PACRE_WP7_MASK
#define AIPS_PACRE_SP7_MASK (0x4U)
#define AIPS_PACRE_SP7_SHIFT (2U)
#define AIPS_PACRE_SP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_SP7_SHIFT)) & AIPS_PACRE_SP7_MASK)
#define AIPS_PACRE_SP7 AIPS_PACRE_SP7_MASK
#define AIPS_PACRE_TP6_MASK (0x10U)
#define AIPS_PACRE_TP6_SHIFT (4U)
#define AIPS_PACRE_TP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_TP6_SHIFT)) & AIPS_PACRE_TP6_MASK)
#define AIPS_PACRE_TP6 AIPS_PACRE_TP6_MASK
#define AIPS_PACRE_WP6_MASK (0x20U)
#define AIPS_PACRE_WP6_SHIFT (5U)
#define AIPS_PACRE_WP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_WP6_SHIFT)) & AIPS_PACRE_WP6_MASK)
#define AIPS_PACRE_WP6 AIPS_PACRE_WP6_MASK
#define AIPS_PACRE_SP6_MASK (0x40U)
#define AIPS_PACRE_SP6_SHIFT (6U)
#define AIPS_PACRE_SP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_SP6_SHIFT)) & AIPS_PACRE_SP6_MASK)
#define AIPS_PACRE_SP6 AIPS_PACRE_SP6_MASK
#define AIPS_PACRE_TP5_MASK (0x100U)
#define AIPS_PACRE_TP5_SHIFT (8U)
#define AIPS_PACRE_TP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_TP5_SHIFT)) & AIPS_PACRE_TP5_MASK)
#define AIPS_PACRE_TP5 AIPS_PACRE_TP5_MASK
#define AIPS_PACRE_WP5_MASK (0x200U)
#define AIPS_PACRE_WP5_SHIFT (9U)
#define AIPS_PACRE_WP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_WP5_SHIFT)) & AIPS_PACRE_WP5_MASK)
#define AIPS_PACRE_WP5 AIPS_PACRE_WP5_MASK
#define AIPS_PACRE_SP5_MASK (0x400U)
#define AIPS_PACRE_SP5_SHIFT (10U)
#define AIPS_PACRE_SP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_SP5_SHIFT)) & AIPS_PACRE_SP5_MASK)
#define AIPS_PACRE_SP5 AIPS_PACRE_SP5_MASK
#define AIPS_PACRE_TP4_MASK (0x1000U)
#define AIPS_PACRE_TP4_SHIFT (12U)
#define AIPS_PACRE_TP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_TP4_SHIFT)) & AIPS_PACRE_TP4_MASK)
#define AIPS_PACRE_TP4 AIPS_PACRE_TP4_MASK
#define AIPS_PACRE_WP4_MASK (0x2000U)
#define AIPS_PACRE_WP4_SHIFT (13U)
#define AIPS_PACRE_WP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_WP4_SHIFT)) & AIPS_PACRE_WP4_MASK)
#define AIPS_PACRE_WP4 AIPS_PACRE_WP4_MASK
#define AIPS_PACRE_SP4_MASK (0x4000U)
#define AIPS_PACRE_SP4_SHIFT (14U)
#define AIPS_PACRE_SP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_SP4_SHIFT)) & AIPS_PACRE_SP4_MASK)
#define AIPS_PACRE_SP4 AIPS_PACRE_SP4_MASK
#define AIPS_PACRE_TP3_MASK (0x10000U)
#define AIPS_PACRE_TP3_SHIFT (16U)
#define AIPS_PACRE_TP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_TP3_SHIFT)) & AIPS_PACRE_TP3_MASK)
#define AIPS_PACRE_TP3 AIPS_PACRE_TP3_MASK
#define AIPS_PACRE_WP3_MASK (0x20000U)
#define AIPS_PACRE_WP3_SHIFT (17U)
#define AIPS_PACRE_WP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_WP3_SHIFT)) & AIPS_PACRE_WP3_MASK)
#define AIPS_PACRE_WP3 AIPS_PACRE_WP3_MASK
#define AIPS_PACRE_SP3_MASK (0x40000U)
#define AIPS_PACRE_SP3_SHIFT (18U)
#define AIPS_PACRE_SP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_SP3_SHIFT)) & AIPS_PACRE_SP3_MASK)
#define AIPS_PACRE_SP3 AIPS_PACRE_SP3_MASK
#define AIPS_PACRE_TP2_MASK (0x100000U)
#define AIPS_PACRE_TP2_SHIFT (20U)
#define AIPS_PACRE_TP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_TP2_SHIFT)) & AIPS_PACRE_TP2_MASK)
#define AIPS_PACRE_TP2 AIPS_PACRE_TP2_MASK
#define AIPS_PACRE_WP2_MASK (0x200000U)
#define AIPS_PACRE_WP2_SHIFT (21U)
#define AIPS_PACRE_WP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_WP2_SHIFT)) & AIPS_PACRE_WP2_MASK)
#define AIPS_PACRE_WP2 AIPS_PACRE_WP2_MASK
#define AIPS_PACRE_SP2_MASK (0x400000U)
#define AIPS_PACRE_SP2_SHIFT (22U)
#define AIPS_PACRE_SP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_SP2_SHIFT)) & AIPS_PACRE_SP2_MASK)
#define AIPS_PACRE_SP2 AIPS_PACRE_SP2_MASK
#define AIPS_PACRE_TP1_MASK (0x1000000U)
#define AIPS_PACRE_TP1_SHIFT (24U)
#define AIPS_PACRE_TP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_TP1_SHIFT)) & AIPS_PACRE_TP1_MASK)
#define AIPS_PACRE_TP1 AIPS_PACRE_TP1_MASK
#define AIPS_PACRE_WP1_MASK (0x2000000U)
#define AIPS_PACRE_WP1_SHIFT (25U)
#define AIPS_PACRE_WP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_WP1_SHIFT)) & AIPS_PACRE_WP1_MASK)
#define AIPS_PACRE_WP1 AIPS_PACRE_WP1_MASK
#define AIPS_PACRE_SP1_MASK (0x4000000U)
#define AIPS_PACRE_SP1_SHIFT (26U)
#define AIPS_PACRE_SP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_SP1_SHIFT)) & AIPS_PACRE_SP1_MASK)
#define AIPS_PACRE_SP1 AIPS_PACRE_SP1_MASK
#define AIPS_PACRE_TP0_MASK (0x10000000U)
#define AIPS_PACRE_TP0_SHIFT (28U)
#define AIPS_PACRE_TP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_TP0_SHIFT)) & AIPS_PACRE_TP0_MASK)
#define AIPS_PACRE_TP0 AIPS_PACRE_TP0_MASK
#define AIPS_PACRE_WP0_MASK (0x20000000U)
#define AIPS_PACRE_WP0_SHIFT (29U)
#define AIPS_PACRE_WP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_WP0_SHIFT)) & AIPS_PACRE_WP0_MASK)
#define AIPS_PACRE_WP0 AIPS_PACRE_WP0_MASK
#define AIPS_PACRE_SP0_MASK (0x40000000U)
#define AIPS_PACRE_SP0_SHIFT (30U)
#define AIPS_PACRE_SP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRE_SP0_SHIFT)) & AIPS_PACRE_SP0_MASK)
#define AIPS_PACRE_SP0 AIPS_PACRE_SP0_MASK
/*! @name PACRF - Peripheral Access Control Register */
#define AIPS_PACRF_TP7_MASK (0x1U)
#define AIPS_PACRF_TP7_SHIFT (0U)
#define AIPS_PACRF_TP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_TP7_SHIFT)) & AIPS_PACRF_TP7_MASK)
#define AIPS_PACRF_TP7 AIPS_PACRF_TP7_MASK
#define AIPS_PACRF_WP7_MASK (0x2U)
#define AIPS_PACRF_WP7_SHIFT (1U)
#define AIPS_PACRF_WP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_WP7_SHIFT)) & AIPS_PACRF_WP7_MASK)
#define AIPS_PACRF_WP7 AIPS_PACRF_WP7_MASK
#define AIPS_PACRF_SP7_MASK (0x4U)
#define AIPS_PACRF_SP7_SHIFT (2U)
#define AIPS_PACRF_SP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_SP7_SHIFT)) & AIPS_PACRF_SP7_MASK)
#define AIPS_PACRF_SP7 AIPS_PACRF_SP7_MASK
#define AIPS_PACRF_TP6_MASK (0x10U)
#define AIPS_PACRF_TP6_SHIFT (4U)
#define AIPS_PACRF_TP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_TP6_SHIFT)) & AIPS_PACRF_TP6_MASK)
#define AIPS_PACRF_TP6 AIPS_PACRF_TP6_MASK
#define AIPS_PACRF_WP6_MASK (0x20U)
#define AIPS_PACRF_WP6_SHIFT (5U)
#define AIPS_PACRF_WP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_WP6_SHIFT)) & AIPS_PACRF_WP6_MASK)
#define AIPS_PACRF_WP6 AIPS_PACRF_WP6_MASK
#define AIPS_PACRF_SP6_MASK (0x40U)
#define AIPS_PACRF_SP6_SHIFT (6U)
#define AIPS_PACRF_SP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_SP6_SHIFT)) & AIPS_PACRF_SP6_MASK)
#define AIPS_PACRF_SP6 AIPS_PACRF_SP6_MASK
#define AIPS_PACRF_TP5_MASK (0x100U)
#define AIPS_PACRF_TP5_SHIFT (8U)
#define AIPS_PACRF_TP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_TP5_SHIFT)) & AIPS_PACRF_TP5_MASK)
#define AIPS_PACRF_TP5 AIPS_PACRF_TP5_MASK
#define AIPS_PACRF_WP5_MASK (0x200U)
#define AIPS_PACRF_WP5_SHIFT (9U)
#define AIPS_PACRF_WP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_WP5_SHIFT)) & AIPS_PACRF_WP5_MASK)
#define AIPS_PACRF_WP5 AIPS_PACRF_WP5_MASK
#define AIPS_PACRF_SP5_MASK (0x400U)
#define AIPS_PACRF_SP5_SHIFT (10U)
#define AIPS_PACRF_SP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_SP5_SHIFT)) & AIPS_PACRF_SP5_MASK)
#define AIPS_PACRF_SP5 AIPS_PACRF_SP5_MASK
#define AIPS_PACRF_TP4_MASK (0x1000U)
#define AIPS_PACRF_TP4_SHIFT (12U)
#define AIPS_PACRF_TP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_TP4_SHIFT)) & AIPS_PACRF_TP4_MASK)
#define AIPS_PACRF_TP4 AIPS_PACRF_TP4_MASK
#define AIPS_PACRF_WP4_MASK (0x2000U)
#define AIPS_PACRF_WP4_SHIFT (13U)
#define AIPS_PACRF_WP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_WP4_SHIFT)) & AIPS_PACRF_WP4_MASK)
#define AIPS_PACRF_WP4 AIPS_PACRF_WP4_MASK
#define AIPS_PACRF_SP4_MASK (0x4000U)
#define AIPS_PACRF_SP4_SHIFT (14U)
#define AIPS_PACRF_SP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_SP4_SHIFT)) & AIPS_PACRF_SP4_MASK)
#define AIPS_PACRF_SP4 AIPS_PACRF_SP4_MASK
#define AIPS_PACRF_TP3_MASK (0x10000U)
#define AIPS_PACRF_TP3_SHIFT (16U)
#define AIPS_PACRF_TP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_TP3_SHIFT)) & AIPS_PACRF_TP3_MASK)
#define AIPS_PACRF_TP3 AIPS_PACRF_TP3_MASK
#define AIPS_PACRF_WP3_MASK (0x20000U)
#define AIPS_PACRF_WP3_SHIFT (17U)
#define AIPS_PACRF_WP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_WP3_SHIFT)) & AIPS_PACRF_WP3_MASK)
#define AIPS_PACRF_WP3 AIPS_PACRF_WP3_MASK
#define AIPS_PACRF_SP3_MASK (0x40000U)
#define AIPS_PACRF_SP3_SHIFT (18U)
#define AIPS_PACRF_SP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_SP3_SHIFT)) & AIPS_PACRF_SP3_MASK)
#define AIPS_PACRF_SP3 AIPS_PACRF_SP3_MASK
#define AIPS_PACRF_TP2_MASK (0x100000U)
#define AIPS_PACRF_TP2_SHIFT (20U)
#define AIPS_PACRF_TP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_TP2_SHIFT)) & AIPS_PACRF_TP2_MASK)
#define AIPS_PACRF_TP2 AIPS_PACRF_TP2_MASK
#define AIPS_PACRF_WP2_MASK (0x200000U)
#define AIPS_PACRF_WP2_SHIFT (21U)
#define AIPS_PACRF_WP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_WP2_SHIFT)) & AIPS_PACRF_WP2_MASK)
#define AIPS_PACRF_WP2 AIPS_PACRF_WP2_MASK
#define AIPS_PACRF_SP2_MASK (0x400000U)
#define AIPS_PACRF_SP2_SHIFT (22U)
#define AIPS_PACRF_SP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_SP2_SHIFT)) & AIPS_PACRF_SP2_MASK)
#define AIPS_PACRF_SP2 AIPS_PACRF_SP2_MASK
#define AIPS_PACRF_TP1_MASK (0x1000000U)
#define AIPS_PACRF_TP1_SHIFT (24U)
#define AIPS_PACRF_TP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_TP1_SHIFT)) & AIPS_PACRF_TP1_MASK)
#define AIPS_PACRF_TP1 AIPS_PACRF_TP1_MASK
#define AIPS_PACRF_WP1_MASK (0x2000000U)
#define AIPS_PACRF_WP1_SHIFT (25U)
#define AIPS_PACRF_WP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_WP1_SHIFT)) & AIPS_PACRF_WP1_MASK)
#define AIPS_PACRF_WP1 AIPS_PACRF_WP1_MASK
#define AIPS_PACRF_SP1_MASK (0x4000000U)
#define AIPS_PACRF_SP1_SHIFT (26U)
#define AIPS_PACRF_SP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_SP1_SHIFT)) & AIPS_PACRF_SP1_MASK)
#define AIPS_PACRF_SP1 AIPS_PACRF_SP1_MASK
#define AIPS_PACRF_TP0_MASK (0x10000000U)
#define AIPS_PACRF_TP0_SHIFT (28U)
#define AIPS_PACRF_TP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_TP0_SHIFT)) & AIPS_PACRF_TP0_MASK)
#define AIPS_PACRF_TP0 AIPS_PACRF_TP0_MASK
#define AIPS_PACRF_WP0_MASK (0x20000000U)
#define AIPS_PACRF_WP0_SHIFT (29U)
#define AIPS_PACRF_WP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_WP0_SHIFT)) & AIPS_PACRF_WP0_MASK)
#define AIPS_PACRF_WP0 AIPS_PACRF_WP0_MASK
#define AIPS_PACRF_SP0_MASK (0x40000000U)
#define AIPS_PACRF_SP0_SHIFT (30U)
#define AIPS_PACRF_SP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRF_SP0_SHIFT)) & AIPS_PACRF_SP0_MASK)
#define AIPS_PACRF_SP0 AIPS_PACRF_SP0_MASK
/*! @name PACRG - Peripheral Access Control Register */
#define AIPS_PACRG_TP7_MASK (0x1U)
#define AIPS_PACRG_TP7_SHIFT (0U)
#define AIPS_PACRG_TP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_TP7_SHIFT)) & AIPS_PACRG_TP7_MASK)
#define AIPS_PACRG_TP7 AIPS_PACRG_TP7_MASK
#define AIPS_PACRG_WP7_MASK (0x2U)
#define AIPS_PACRG_WP7_SHIFT (1U)
#define AIPS_PACRG_WP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_WP7_SHIFT)) & AIPS_PACRG_WP7_MASK)
#define AIPS_PACRG_WP7 AIPS_PACRG_WP7_MASK
#define AIPS_PACRG_SP7_MASK (0x4U)
#define AIPS_PACRG_SP7_SHIFT (2U)
#define AIPS_PACRG_SP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_SP7_SHIFT)) & AIPS_PACRG_SP7_MASK)
#define AIPS_PACRG_SP7 AIPS_PACRG_SP7_MASK
#define AIPS_PACRG_TP6_MASK (0x10U)
#define AIPS_PACRG_TP6_SHIFT (4U)
#define AIPS_PACRG_TP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_TP6_SHIFT)) & AIPS_PACRG_TP6_MASK)
#define AIPS_PACRG_TP6 AIPS_PACRG_TP6_MASK
#define AIPS_PACRG_WP6_MASK (0x20U)
#define AIPS_PACRG_WP6_SHIFT (5U)
#define AIPS_PACRG_WP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_WP6_SHIFT)) & AIPS_PACRG_WP6_MASK)
#define AIPS_PACRG_WP6 AIPS_PACRG_WP6_MASK
#define AIPS_PACRG_SP6_MASK (0x40U)
#define AIPS_PACRG_SP6_SHIFT (6U)
#define AIPS_PACRG_SP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_SP6_SHIFT)) & AIPS_PACRG_SP6_MASK)
#define AIPS_PACRG_SP6 AIPS_PACRG_SP6_MASK
#define AIPS_PACRG_TP5_MASK (0x100U)
#define AIPS_PACRG_TP5_SHIFT (8U)
#define AIPS_PACRG_TP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_TP5_SHIFT)) & AIPS_PACRG_TP5_MASK)
#define AIPS_PACRG_TP5 AIPS_PACRG_TP5_MASK
#define AIPS_PACRG_WP5_MASK (0x200U)
#define AIPS_PACRG_WP5_SHIFT (9U)
#define AIPS_PACRG_WP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_WP5_SHIFT)) & AIPS_PACRG_WP5_MASK)
#define AIPS_PACRG_WP5 AIPS_PACRG_WP5_MASK
#define AIPS_PACRG_SP5_MASK (0x400U)
#define AIPS_PACRG_SP5_SHIFT (10U)
#define AIPS_PACRG_SP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_SP5_SHIFT)) & AIPS_PACRG_SP5_MASK)
#define AIPS_PACRG_SP5 AIPS_PACRG_SP5_MASK
#define AIPS_PACRG_TP4_MASK (0x1000U)
#define AIPS_PACRG_TP4_SHIFT (12U)
#define AIPS_PACRG_TP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_TP4_SHIFT)) & AIPS_PACRG_TP4_MASK)
#define AIPS_PACRG_TP4 AIPS_PACRG_TP4_MASK
#define AIPS_PACRG_WP4_MASK (0x2000U)
#define AIPS_PACRG_WP4_SHIFT (13U)
#define AIPS_PACRG_WP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_WP4_SHIFT)) & AIPS_PACRG_WP4_MASK)
#define AIPS_PACRG_WP4 AIPS_PACRG_WP4_MASK
#define AIPS_PACRG_SP4_MASK (0x4000U)
#define AIPS_PACRG_SP4_SHIFT (14U)
#define AIPS_PACRG_SP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_SP4_SHIFT)) & AIPS_PACRG_SP4_MASK)
#define AIPS_PACRG_SP4 AIPS_PACRG_SP4_MASK
#define AIPS_PACRG_TP3_MASK (0x10000U)
#define AIPS_PACRG_TP3_SHIFT (16U)
#define AIPS_PACRG_TP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_TP3_SHIFT)) & AIPS_PACRG_TP3_MASK)
#define AIPS_PACRG_TP3 AIPS_PACRG_TP3_MASK
#define AIPS_PACRG_WP3_MASK (0x20000U)
#define AIPS_PACRG_WP3_SHIFT (17U)
#define AIPS_PACRG_WP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_WP3_SHIFT)) & AIPS_PACRG_WP3_MASK)
#define AIPS_PACRG_WP3 AIPS_PACRG_WP3_MASK
#define AIPS_PACRG_SP3_MASK (0x40000U)
#define AIPS_PACRG_SP3_SHIFT (18U)
#define AIPS_PACRG_SP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_SP3_SHIFT)) & AIPS_PACRG_SP3_MASK)
#define AIPS_PACRG_SP3 AIPS_PACRG_SP3_MASK
#define AIPS_PACRG_TP2_MASK (0x100000U)
#define AIPS_PACRG_TP2_SHIFT (20U)
#define AIPS_PACRG_TP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_TP2_SHIFT)) & AIPS_PACRG_TP2_MASK)
#define AIPS_PACRG_TP2 AIPS_PACRG_TP2_MASK
#define AIPS_PACRG_WP2_MASK (0x200000U)
#define AIPS_PACRG_WP2_SHIFT (21U)
#define AIPS_PACRG_WP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_WP2_SHIFT)) & AIPS_PACRG_WP2_MASK)
#define AIPS_PACRG_WP2 AIPS_PACRG_WP2_MASK
#define AIPS_PACRG_SP2_MASK (0x400000U)
#define AIPS_PACRG_SP2_SHIFT (22U)
#define AIPS_PACRG_SP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_SP2_SHIFT)) & AIPS_PACRG_SP2_MASK)
#define AIPS_PACRG_SP2 AIPS_PACRG_SP2_MASK
#define AIPS_PACRG_TP1_MASK (0x1000000U)
#define AIPS_PACRG_TP1_SHIFT (24U)
#define AIPS_PACRG_TP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_TP1_SHIFT)) & AIPS_PACRG_TP1_MASK)
#define AIPS_PACRG_TP1 AIPS_PACRG_TP1_MASK
#define AIPS_PACRG_WP1_MASK (0x2000000U)
#define AIPS_PACRG_WP1_SHIFT (25U)
#define AIPS_PACRG_WP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_WP1_SHIFT)) & AIPS_PACRG_WP1_MASK)
#define AIPS_PACRG_WP1 AIPS_PACRG_WP1_MASK
#define AIPS_PACRG_SP1_MASK (0x4000000U)
#define AIPS_PACRG_SP1_SHIFT (26U)
#define AIPS_PACRG_SP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_SP1_SHIFT)) & AIPS_PACRG_SP1_MASK)
#define AIPS_PACRG_SP1 AIPS_PACRG_SP1_MASK
#define AIPS_PACRG_TP0_MASK (0x10000000U)
#define AIPS_PACRG_TP0_SHIFT (28U)
#define AIPS_PACRG_TP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_TP0_SHIFT)) & AIPS_PACRG_TP0_MASK)
#define AIPS_PACRG_TP0 AIPS_PACRG_TP0_MASK
#define AIPS_PACRG_WP0_MASK (0x20000000U)
#define AIPS_PACRG_WP0_SHIFT (29U)
#define AIPS_PACRG_WP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_WP0_SHIFT)) & AIPS_PACRG_WP0_MASK)
#define AIPS_PACRG_WP0 AIPS_PACRG_WP0_MASK
#define AIPS_PACRG_SP0_MASK (0x40000000U)
#define AIPS_PACRG_SP0_SHIFT (30U)
#define AIPS_PACRG_SP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRG_SP0_SHIFT)) & AIPS_PACRG_SP0_MASK)
#define AIPS_PACRG_SP0 AIPS_PACRG_SP0_MASK
/*! @name PACRH - Peripheral Access Control Register */
#define AIPS_PACRH_TP7_MASK (0x1U)
#define AIPS_PACRH_TP7_SHIFT (0U)
#define AIPS_PACRH_TP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_TP7_SHIFT)) & AIPS_PACRH_TP7_MASK)
#define AIPS_PACRH_TP7 AIPS_PACRH_TP7_MASK
#define AIPS_PACRH_WP7_MASK (0x2U)
#define AIPS_PACRH_WP7_SHIFT (1U)
#define AIPS_PACRH_WP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_WP7_SHIFT)) & AIPS_PACRH_WP7_MASK)
#define AIPS_PACRH_WP7 AIPS_PACRH_WP7_MASK
#define AIPS_PACRH_SP7_MASK (0x4U)
#define AIPS_PACRH_SP7_SHIFT (2U)
#define AIPS_PACRH_SP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_SP7_SHIFT)) & AIPS_PACRH_SP7_MASK)
#define AIPS_PACRH_SP7 AIPS_PACRH_SP7_MASK
#define AIPS_PACRH_TP6_MASK (0x10U)
#define AIPS_PACRH_TP6_SHIFT (4U)
#define AIPS_PACRH_TP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_TP6_SHIFT)) & AIPS_PACRH_TP6_MASK)
#define AIPS_PACRH_TP6 AIPS_PACRH_TP6_MASK
#define AIPS_PACRH_WP6_MASK (0x20U)
#define AIPS_PACRH_WP6_SHIFT (5U)
#define AIPS_PACRH_WP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_WP6_SHIFT)) & AIPS_PACRH_WP6_MASK)
#define AIPS_PACRH_WP6 AIPS_PACRH_WP6_MASK
#define AIPS_PACRH_SP6_MASK (0x40U)
#define AIPS_PACRH_SP6_SHIFT (6U)
#define AIPS_PACRH_SP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_SP6_SHIFT)) & AIPS_PACRH_SP6_MASK)
#define AIPS_PACRH_SP6 AIPS_PACRH_SP6_MASK
#define AIPS_PACRH_TP5_MASK (0x100U)
#define AIPS_PACRH_TP5_SHIFT (8U)
#define AIPS_PACRH_TP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_TP5_SHIFT)) & AIPS_PACRH_TP5_MASK)
#define AIPS_PACRH_TP5 AIPS_PACRH_TP5_MASK
#define AIPS_PACRH_WP5_MASK (0x200U)
#define AIPS_PACRH_WP5_SHIFT (9U)
#define AIPS_PACRH_WP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_WP5_SHIFT)) & AIPS_PACRH_WP5_MASK)
#define AIPS_PACRH_WP5 AIPS_PACRH_WP5_MASK
#define AIPS_PACRH_SP5_MASK (0x400U)
#define AIPS_PACRH_SP5_SHIFT (10U)
#define AIPS_PACRH_SP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_SP5_SHIFT)) & AIPS_PACRH_SP5_MASK)
#define AIPS_PACRH_SP5 AIPS_PACRH_SP5_MASK
#define AIPS_PACRH_TP4_MASK (0x1000U)
#define AIPS_PACRH_TP4_SHIFT (12U)
#define AIPS_PACRH_TP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_TP4_SHIFT)) & AIPS_PACRH_TP4_MASK)
#define AIPS_PACRH_TP4 AIPS_PACRH_TP4_MASK
#define AIPS_PACRH_WP4_MASK (0x2000U)
#define AIPS_PACRH_WP4_SHIFT (13U)
#define AIPS_PACRH_WP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_WP4_SHIFT)) & AIPS_PACRH_WP4_MASK)
#define AIPS_PACRH_WP4 AIPS_PACRH_WP4_MASK
#define AIPS_PACRH_SP4_MASK (0x4000U)
#define AIPS_PACRH_SP4_SHIFT (14U)
#define AIPS_PACRH_SP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_SP4_SHIFT)) & AIPS_PACRH_SP4_MASK)
#define AIPS_PACRH_SP4 AIPS_PACRH_SP4_MASK
#define AIPS_PACRH_TP3_MASK (0x10000U)
#define AIPS_PACRH_TP3_SHIFT (16U)
#define AIPS_PACRH_TP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_TP3_SHIFT)) & AIPS_PACRH_TP3_MASK)
#define AIPS_PACRH_TP3 AIPS_PACRH_TP3_MASK
#define AIPS_PACRH_WP3_MASK (0x20000U)
#define AIPS_PACRH_WP3_SHIFT (17U)
#define AIPS_PACRH_WP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_WP3_SHIFT)) & AIPS_PACRH_WP3_MASK)
#define AIPS_PACRH_WP3 AIPS_PACRH_WP3_MASK
#define AIPS_PACRH_SP3_MASK (0x40000U)
#define AIPS_PACRH_SP3_SHIFT (18U)
#define AIPS_PACRH_SP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_SP3_SHIFT)) & AIPS_PACRH_SP3_MASK)
#define AIPS_PACRH_SP3 AIPS_PACRH_SP3_MASK
#define AIPS_PACRH_TP2_MASK (0x100000U)
#define AIPS_PACRH_TP2_SHIFT (20U)
#define AIPS_PACRH_TP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_TP2_SHIFT)) & AIPS_PACRH_TP2_MASK)
#define AIPS_PACRH_TP2 AIPS_PACRH_TP2_MASK
#define AIPS_PACRH_WP2_MASK (0x200000U)
#define AIPS_PACRH_WP2_SHIFT (21U)
#define AIPS_PACRH_WP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_WP2_SHIFT)) & AIPS_PACRH_WP2_MASK)
#define AIPS_PACRH_WP2 AIPS_PACRH_WP2_MASK
#define AIPS_PACRH_SP2_MASK (0x400000U)
#define AIPS_PACRH_SP2_SHIFT (22U)
#define AIPS_PACRH_SP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_SP2_SHIFT)) & AIPS_PACRH_SP2_MASK)
#define AIPS_PACRH_SP2 AIPS_PACRH_SP2_MASK
#define AIPS_PACRH_TP1_MASK (0x1000000U)
#define AIPS_PACRH_TP1_SHIFT (24U)
#define AIPS_PACRH_TP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_TP1_SHIFT)) & AIPS_PACRH_TP1_MASK)
#define AIPS_PACRH_TP1 AIPS_PACRH_TP1_MASK
#define AIPS_PACRH_WP1_MASK (0x2000000U)
#define AIPS_PACRH_WP1_SHIFT (25U)
#define AIPS_PACRH_WP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_WP1_SHIFT)) & AIPS_PACRH_WP1_MASK)
#define AIPS_PACRH_WP1 AIPS_PACRH_WP1_MASK
#define AIPS_PACRH_SP1_MASK (0x4000000U)
#define AIPS_PACRH_SP1_SHIFT (26U)
#define AIPS_PACRH_SP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_SP1_SHIFT)) & AIPS_PACRH_SP1_MASK)
#define AIPS_PACRH_SP1 AIPS_PACRH_SP1_MASK
#define AIPS_PACRH_TP0_MASK (0x10000000U)
#define AIPS_PACRH_TP0_SHIFT (28U)
#define AIPS_PACRH_TP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_TP0_SHIFT)) & AIPS_PACRH_TP0_MASK)
#define AIPS_PACRH_TP0 AIPS_PACRH_TP0_MASK
#define AIPS_PACRH_WP0_MASK (0x20000000U)
#define AIPS_PACRH_WP0_SHIFT (29U)
#define AIPS_PACRH_WP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_WP0_SHIFT)) & AIPS_PACRH_WP0_MASK)
#define AIPS_PACRH_WP0 AIPS_PACRH_WP0_MASK
#define AIPS_PACRH_SP0_MASK (0x40000000U)
#define AIPS_PACRH_SP0_SHIFT (30U)
#define AIPS_PACRH_SP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRH_SP0_SHIFT)) & AIPS_PACRH_SP0_MASK)
#define AIPS_PACRH_SP0 AIPS_PACRH_SP0_MASK
/*! @name PACRI - Peripheral Access Control Register */
#define AIPS_PACRI_TP7_MASK (0x1U)
#define AIPS_PACRI_TP7_SHIFT (0U)
#define AIPS_PACRI_TP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_TP7_SHIFT)) & AIPS_PACRI_TP7_MASK)
#define AIPS_PACRI_TP7 AIPS_PACRI_TP7_MASK
#define AIPS_PACRI_WP7_MASK (0x2U)
#define AIPS_PACRI_WP7_SHIFT (1U)
#define AIPS_PACRI_WP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_WP7_SHIFT)) & AIPS_PACRI_WP7_MASK)
#define AIPS_PACRI_WP7 AIPS_PACRI_WP7_MASK
#define AIPS_PACRI_SP7_MASK (0x4U)
#define AIPS_PACRI_SP7_SHIFT (2U)
#define AIPS_PACRI_SP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_SP7_SHIFT)) & AIPS_PACRI_SP7_MASK)
#define AIPS_PACRI_SP7 AIPS_PACRI_SP7_MASK
#define AIPS_PACRI_TP6_MASK (0x10U)
#define AIPS_PACRI_TP6_SHIFT (4U)
#define AIPS_PACRI_TP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_TP6_SHIFT)) & AIPS_PACRI_TP6_MASK)
#define AIPS_PACRI_TP6 AIPS_PACRI_TP6_MASK
#define AIPS_PACRI_WP6_MASK (0x20U)
#define AIPS_PACRI_WP6_SHIFT (5U)
#define AIPS_PACRI_WP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_WP6_SHIFT)) & AIPS_PACRI_WP6_MASK)
#define AIPS_PACRI_WP6 AIPS_PACRI_WP6_MASK
#define AIPS_PACRI_SP6_MASK (0x40U)
#define AIPS_PACRI_SP6_SHIFT (6U)
#define AIPS_PACRI_SP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_SP6_SHIFT)) & AIPS_PACRI_SP6_MASK)
#define AIPS_PACRI_SP6 AIPS_PACRI_SP6_MASK
#define AIPS_PACRI_TP5_MASK (0x100U)
#define AIPS_PACRI_TP5_SHIFT (8U)
#define AIPS_PACRI_TP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_TP5_SHIFT)) & AIPS_PACRI_TP5_MASK)
#define AIPS_PACRI_TP5 AIPS_PACRI_TP5_MASK
#define AIPS_PACRI_WP5_MASK (0x200U)
#define AIPS_PACRI_WP5_SHIFT (9U)
#define AIPS_PACRI_WP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_WP5_SHIFT)) & AIPS_PACRI_WP5_MASK)
#define AIPS_PACRI_WP5 AIPS_PACRI_WP5_MASK
#define AIPS_PACRI_SP5_MASK (0x400U)
#define AIPS_PACRI_SP5_SHIFT (10U)
#define AIPS_PACRI_SP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_SP5_SHIFT)) & AIPS_PACRI_SP5_MASK)
#define AIPS_PACRI_SP5 AIPS_PACRI_SP5_MASK
#define AIPS_PACRI_TP4_MASK (0x1000U)
#define AIPS_PACRI_TP4_SHIFT (12U)
#define AIPS_PACRI_TP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_TP4_SHIFT)) & AIPS_PACRI_TP4_MASK)
#define AIPS_PACRI_TP4 AIPS_PACRI_TP4_MASK
#define AIPS_PACRI_WP4_MASK (0x2000U)
#define AIPS_PACRI_WP4_SHIFT (13U)
#define AIPS_PACRI_WP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_WP4_SHIFT)) & AIPS_PACRI_WP4_MASK)
#define AIPS_PACRI_WP4 AIPS_PACRI_WP4_MASK
#define AIPS_PACRI_SP4_MASK (0x4000U)
#define AIPS_PACRI_SP4_SHIFT (14U)
#define AIPS_PACRI_SP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_SP4_SHIFT)) & AIPS_PACRI_SP4_MASK)
#define AIPS_PACRI_SP4 AIPS_PACRI_SP4_MASK
#define AIPS_PACRI_TP3_MASK (0x10000U)
#define AIPS_PACRI_TP3_SHIFT (16U)
#define AIPS_PACRI_TP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_TP3_SHIFT)) & AIPS_PACRI_TP3_MASK)
#define AIPS_PACRI_TP3 AIPS_PACRI_TP3_MASK
#define AIPS_PACRI_WP3_MASK (0x20000U)
#define AIPS_PACRI_WP3_SHIFT (17U)
#define AIPS_PACRI_WP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_WP3_SHIFT)) & AIPS_PACRI_WP3_MASK)
#define AIPS_PACRI_WP3 AIPS_PACRI_WP3_MASK
#define AIPS_PACRI_SP3_MASK (0x40000U)
#define AIPS_PACRI_SP3_SHIFT (18U)
#define AIPS_PACRI_SP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_SP3_SHIFT)) & AIPS_PACRI_SP3_MASK)
#define AIPS_PACRI_SP3 AIPS_PACRI_SP3_MASK
#define AIPS_PACRI_TP2_MASK (0x100000U)
#define AIPS_PACRI_TP2_SHIFT (20U)
#define AIPS_PACRI_TP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_TP2_SHIFT)) & AIPS_PACRI_TP2_MASK)
#define AIPS_PACRI_TP2 AIPS_PACRI_TP2_MASK
#define AIPS_PACRI_WP2_MASK (0x200000U)
#define AIPS_PACRI_WP2_SHIFT (21U)
#define AIPS_PACRI_WP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_WP2_SHIFT)) & AIPS_PACRI_WP2_MASK)
#define AIPS_PACRI_WP2 AIPS_PACRI_WP2_MASK
#define AIPS_PACRI_SP2_MASK (0x400000U)
#define AIPS_PACRI_SP2_SHIFT (22U)
#define AIPS_PACRI_SP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_SP2_SHIFT)) & AIPS_PACRI_SP2_MASK)
#define AIPS_PACRI_SP2 AIPS_PACRI_SP2_MASK
#define AIPS_PACRI_TP1_MASK (0x1000000U)
#define AIPS_PACRI_TP1_SHIFT (24U)
#define AIPS_PACRI_TP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_TP1_SHIFT)) & AIPS_PACRI_TP1_MASK)
#define AIPS_PACRI_TP1 AIPS_PACRI_TP1_MASK
#define AIPS_PACRI_WP1_MASK (0x2000000U)
#define AIPS_PACRI_WP1_SHIFT (25U)
#define AIPS_PACRI_WP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_WP1_SHIFT)) & AIPS_PACRI_WP1_MASK)
#define AIPS_PACRI_WP1 AIPS_PACRI_WP1_MASK
#define AIPS_PACRI_SP1_MASK (0x4000000U)
#define AIPS_PACRI_SP1_SHIFT (26U)
#define AIPS_PACRI_SP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_SP1_SHIFT)) & AIPS_PACRI_SP1_MASK)
#define AIPS_PACRI_SP1 AIPS_PACRI_SP1_MASK
#define AIPS_PACRI_TP0_MASK (0x10000000U)
#define AIPS_PACRI_TP0_SHIFT (28U)
#define AIPS_PACRI_TP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_TP0_SHIFT)) & AIPS_PACRI_TP0_MASK)
#define AIPS_PACRI_TP0 AIPS_PACRI_TP0_MASK
#define AIPS_PACRI_WP0_MASK (0x20000000U)
#define AIPS_PACRI_WP0_SHIFT (29U)
#define AIPS_PACRI_WP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_WP0_SHIFT)) & AIPS_PACRI_WP0_MASK)
#define AIPS_PACRI_WP0 AIPS_PACRI_WP0_MASK
#define AIPS_PACRI_SP0_MASK (0x40000000U)
#define AIPS_PACRI_SP0_SHIFT (30U)
#define AIPS_PACRI_SP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRI_SP0_SHIFT)) & AIPS_PACRI_SP0_MASK)
#define AIPS_PACRI_SP0 AIPS_PACRI_SP0_MASK
/*! @name PACRJ - Peripheral Access Control Register */
#define AIPS_PACRJ_TP7_MASK (0x1U)
#define AIPS_PACRJ_TP7_SHIFT (0U)
#define AIPS_PACRJ_TP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_TP7_SHIFT)) & AIPS_PACRJ_TP7_MASK)
#define AIPS_PACRJ_TP7 AIPS_PACRJ_TP7_MASK
#define AIPS_PACRJ_WP7_MASK (0x2U)
#define AIPS_PACRJ_WP7_SHIFT (1U)
#define AIPS_PACRJ_WP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_WP7_SHIFT)) & AIPS_PACRJ_WP7_MASK)
#define AIPS_PACRJ_WP7 AIPS_PACRJ_WP7_MASK
#define AIPS_PACRJ_SP7_MASK (0x4U)
#define AIPS_PACRJ_SP7_SHIFT (2U)
#define AIPS_PACRJ_SP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_SP7_SHIFT)) & AIPS_PACRJ_SP7_MASK)
#define AIPS_PACRJ_SP7 AIPS_PACRJ_SP7_MASK
#define AIPS_PACRJ_TP6_MASK (0x10U)
#define AIPS_PACRJ_TP6_SHIFT (4U)
#define AIPS_PACRJ_TP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_TP6_SHIFT)) & AIPS_PACRJ_TP6_MASK)
#define AIPS_PACRJ_TP6 AIPS_PACRJ_TP6_MASK
#define AIPS_PACRJ_WP6_MASK (0x20U)
#define AIPS_PACRJ_WP6_SHIFT (5U)
#define AIPS_PACRJ_WP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_WP6_SHIFT)) & AIPS_PACRJ_WP6_MASK)
#define AIPS_PACRJ_WP6 AIPS_PACRJ_WP6_MASK
#define AIPS_PACRJ_SP6_MASK (0x40U)
#define AIPS_PACRJ_SP6_SHIFT (6U)
#define AIPS_PACRJ_SP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_SP6_SHIFT)) & AIPS_PACRJ_SP6_MASK)
#define AIPS_PACRJ_SP6 AIPS_PACRJ_SP6_MASK
#define AIPS_PACRJ_TP5_MASK (0x100U)
#define AIPS_PACRJ_TP5_SHIFT (8U)
#define AIPS_PACRJ_TP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_TP5_SHIFT)) & AIPS_PACRJ_TP5_MASK)
#define AIPS_PACRJ_TP5 AIPS_PACRJ_TP5_MASK
#define AIPS_PACRJ_WP5_MASK (0x200U)
#define AIPS_PACRJ_WP5_SHIFT (9U)
#define AIPS_PACRJ_WP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_WP5_SHIFT)) & AIPS_PACRJ_WP5_MASK)
#define AIPS_PACRJ_WP5 AIPS_PACRJ_WP5_MASK
#define AIPS_PACRJ_SP5_MASK (0x400U)
#define AIPS_PACRJ_SP5_SHIFT (10U)
#define AIPS_PACRJ_SP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_SP5_SHIFT)) & AIPS_PACRJ_SP5_MASK)
#define AIPS_PACRJ_SP5 AIPS_PACRJ_SP5_MASK
#define AIPS_PACRJ_TP4_MASK (0x1000U)
#define AIPS_PACRJ_TP4_SHIFT (12U)
#define AIPS_PACRJ_TP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_TP4_SHIFT)) & AIPS_PACRJ_TP4_MASK)
#define AIPS_PACRJ_TP4 AIPS_PACRJ_TP4_MASK
#define AIPS_PACRJ_WP4_MASK (0x2000U)
#define AIPS_PACRJ_WP4_SHIFT (13U)
#define AIPS_PACRJ_WP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_WP4_SHIFT)) & AIPS_PACRJ_WP4_MASK)
#define AIPS_PACRJ_WP4 AIPS_PACRJ_WP4_MASK
#define AIPS_PACRJ_SP4_MASK (0x4000U)
#define AIPS_PACRJ_SP4_SHIFT (14U)
#define AIPS_PACRJ_SP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_SP4_SHIFT)) & AIPS_PACRJ_SP4_MASK)
#define AIPS_PACRJ_SP4 AIPS_PACRJ_SP4_MASK
#define AIPS_PACRJ_TP3_MASK (0x10000U)
#define AIPS_PACRJ_TP3_SHIFT (16U)
#define AIPS_PACRJ_TP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_TP3_SHIFT)) & AIPS_PACRJ_TP3_MASK)
#define AIPS_PACRJ_TP3 AIPS_PACRJ_TP3_MASK
#define AIPS_PACRJ_WP3_MASK (0x20000U)
#define AIPS_PACRJ_WP3_SHIFT (17U)
#define AIPS_PACRJ_WP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_WP3_SHIFT)) & AIPS_PACRJ_WP3_MASK)
#define AIPS_PACRJ_WP3 AIPS_PACRJ_WP3_MASK
#define AIPS_PACRJ_SP3_MASK (0x40000U)
#define AIPS_PACRJ_SP3_SHIFT (18U)
#define AIPS_PACRJ_SP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_SP3_SHIFT)) & AIPS_PACRJ_SP3_MASK)
#define AIPS_PACRJ_SP3 AIPS_PACRJ_SP3_MASK
#define AIPS_PACRJ_TP2_MASK (0x100000U)
#define AIPS_PACRJ_TP2_SHIFT (20U)
#define AIPS_PACRJ_TP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_TP2_SHIFT)) & AIPS_PACRJ_TP2_MASK)
#define AIPS_PACRJ_TP2 AIPS_PACRJ_TP2_MASK
#define AIPS_PACRJ_WP2_MASK (0x200000U)
#define AIPS_PACRJ_WP2_SHIFT (21U)
#define AIPS_PACRJ_WP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_WP2_SHIFT)) & AIPS_PACRJ_WP2_MASK)
#define AIPS_PACRJ_WP2 AIPS_PACRJ_WP2_MASK
#define AIPS_PACRJ_SP2_MASK (0x400000U)
#define AIPS_PACRJ_SP2_SHIFT (22U)
#define AIPS_PACRJ_SP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_SP2_SHIFT)) & AIPS_PACRJ_SP2_MASK)
#define AIPS_PACRJ_SP2 AIPS_PACRJ_SP2_MASK
#define AIPS_PACRJ_TP1_MASK (0x1000000U)
#define AIPS_PACRJ_TP1_SHIFT (24U)
#define AIPS_PACRJ_TP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_TP1_SHIFT)) & AIPS_PACRJ_TP1_MASK)
#define AIPS_PACRJ_TP1 AIPS_PACRJ_TP1_MASK
#define AIPS_PACRJ_WP1_MASK (0x2000000U)
#define AIPS_PACRJ_WP1_SHIFT (25U)
#define AIPS_PACRJ_WP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_WP1_SHIFT)) & AIPS_PACRJ_WP1_MASK)
#define AIPS_PACRJ_WP1 AIPS_PACRJ_WP1_MASK
#define AIPS_PACRJ_SP1_MASK (0x4000000U)
#define AIPS_PACRJ_SP1_SHIFT (26U)
#define AIPS_PACRJ_SP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_SP1_SHIFT)) & AIPS_PACRJ_SP1_MASK)
#define AIPS_PACRJ_SP1 AIPS_PACRJ_SP1_MASK
#define AIPS_PACRJ_TP0_MASK (0x10000000U)
#define AIPS_PACRJ_TP0_SHIFT (28U)
#define AIPS_PACRJ_TP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_TP0_SHIFT)) & AIPS_PACRJ_TP0_MASK)
#define AIPS_PACRJ_TP0 AIPS_PACRJ_TP0_MASK
#define AIPS_PACRJ_WP0_MASK (0x20000000U)
#define AIPS_PACRJ_WP0_SHIFT (29U)
#define AIPS_PACRJ_WP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_WP0_SHIFT)) & AIPS_PACRJ_WP0_MASK)
#define AIPS_PACRJ_WP0 AIPS_PACRJ_WP0_MASK
#define AIPS_PACRJ_SP0_MASK (0x40000000U)
#define AIPS_PACRJ_SP0_SHIFT (30U)
#define AIPS_PACRJ_SP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRJ_SP0_SHIFT)) & AIPS_PACRJ_SP0_MASK)
#define AIPS_PACRJ_SP0 AIPS_PACRJ_SP0_MASK
/*! @name PACRK - Peripheral Access Control Register */
#define AIPS_PACRK_TP7_MASK (0x1U)
#define AIPS_PACRK_TP7_SHIFT (0U)
#define AIPS_PACRK_TP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_TP7_SHIFT)) & AIPS_PACRK_TP7_MASK)
#define AIPS_PACRK_TP7 AIPS_PACRK_TP7_MASK
#define AIPS_PACRK_WP7_MASK (0x2U)
#define AIPS_PACRK_WP7_SHIFT (1U)
#define AIPS_PACRK_WP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_WP7_SHIFT)) & AIPS_PACRK_WP7_MASK)
#define AIPS_PACRK_WP7 AIPS_PACRK_WP7_MASK
#define AIPS_PACRK_SP7_MASK (0x4U)
#define AIPS_PACRK_SP7_SHIFT (2U)
#define AIPS_PACRK_SP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_SP7_SHIFT)) & AIPS_PACRK_SP7_MASK)
#define AIPS_PACRK_SP7 AIPS_PACRK_SP7_MASK
#define AIPS_PACRK_TP6_MASK (0x10U)
#define AIPS_PACRK_TP6_SHIFT (4U)
#define AIPS_PACRK_TP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_TP6_SHIFT)) & AIPS_PACRK_TP6_MASK)
#define AIPS_PACRK_TP6 AIPS_PACRK_TP6_MASK
#define AIPS_PACRK_WP6_MASK (0x20U)
#define AIPS_PACRK_WP6_SHIFT (5U)
#define AIPS_PACRK_WP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_WP6_SHIFT)) & AIPS_PACRK_WP6_MASK)
#define AIPS_PACRK_WP6 AIPS_PACRK_WP6_MASK
#define AIPS_PACRK_SP6_MASK (0x40U)
#define AIPS_PACRK_SP6_SHIFT (6U)
#define AIPS_PACRK_SP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_SP6_SHIFT)) & AIPS_PACRK_SP6_MASK)
#define AIPS_PACRK_SP6 AIPS_PACRK_SP6_MASK
#define AIPS_PACRK_TP5_MASK (0x100U)
#define AIPS_PACRK_TP5_SHIFT (8U)
#define AIPS_PACRK_TP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_TP5_SHIFT)) & AIPS_PACRK_TP5_MASK)
#define AIPS_PACRK_TP5 AIPS_PACRK_TP5_MASK
#define AIPS_PACRK_WP5_MASK (0x200U)
#define AIPS_PACRK_WP5_SHIFT (9U)
#define AIPS_PACRK_WP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_WP5_SHIFT)) & AIPS_PACRK_WP5_MASK)
#define AIPS_PACRK_WP5 AIPS_PACRK_WP5_MASK
#define AIPS_PACRK_SP5_MASK (0x400U)
#define AIPS_PACRK_SP5_SHIFT (10U)
#define AIPS_PACRK_SP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_SP5_SHIFT)) & AIPS_PACRK_SP5_MASK)
#define AIPS_PACRK_SP5 AIPS_PACRK_SP5_MASK
#define AIPS_PACRK_TP4_MASK (0x1000U)
#define AIPS_PACRK_TP4_SHIFT (12U)
#define AIPS_PACRK_TP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_TP4_SHIFT)) & AIPS_PACRK_TP4_MASK)
#define AIPS_PACRK_TP4 AIPS_PACRK_TP4_MASK
#define AIPS_PACRK_WP4_MASK (0x2000U)
#define AIPS_PACRK_WP4_SHIFT (13U)
#define AIPS_PACRK_WP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_WP4_SHIFT)) & AIPS_PACRK_WP4_MASK)
#define AIPS_PACRK_WP4 AIPS_PACRK_WP4_MASK
#define AIPS_PACRK_SP4_MASK (0x4000U)
#define AIPS_PACRK_SP4_SHIFT (14U)
#define AIPS_PACRK_SP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_SP4_SHIFT)) & AIPS_PACRK_SP4_MASK)
#define AIPS_PACRK_SP4 AIPS_PACRK_SP4_MASK
#define AIPS_PACRK_TP3_MASK (0x10000U)
#define AIPS_PACRK_TP3_SHIFT (16U)
#define AIPS_PACRK_TP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_TP3_SHIFT)) & AIPS_PACRK_TP3_MASK)
#define AIPS_PACRK_TP3 AIPS_PACRK_TP3_MASK
#define AIPS_PACRK_WP3_MASK (0x20000U)
#define AIPS_PACRK_WP3_SHIFT (17U)
#define AIPS_PACRK_WP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_WP3_SHIFT)) & AIPS_PACRK_WP3_MASK)
#define AIPS_PACRK_WP3 AIPS_PACRK_WP3_MASK
#define AIPS_PACRK_SP3_MASK (0x40000U)
#define AIPS_PACRK_SP3_SHIFT (18U)
#define AIPS_PACRK_SP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_SP3_SHIFT)) & AIPS_PACRK_SP3_MASK)
#define AIPS_PACRK_SP3 AIPS_PACRK_SP3_MASK
#define AIPS_PACRK_TP2_MASK (0x100000U)
#define AIPS_PACRK_TP2_SHIFT (20U)
#define AIPS_PACRK_TP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_TP2_SHIFT)) & AIPS_PACRK_TP2_MASK)
#define AIPS_PACRK_TP2 AIPS_PACRK_TP2_MASK
#define AIPS_PACRK_WP2_MASK (0x200000U)
#define AIPS_PACRK_WP2_SHIFT (21U)
#define AIPS_PACRK_WP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_WP2_SHIFT)) & AIPS_PACRK_WP2_MASK)
#define AIPS_PACRK_WP2 AIPS_PACRK_WP2_MASK
#define AIPS_PACRK_SP2_MASK (0x400000U)
#define AIPS_PACRK_SP2_SHIFT (22U)
#define AIPS_PACRK_SP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_SP2_SHIFT)) & AIPS_PACRK_SP2_MASK)
#define AIPS_PACRK_SP2 AIPS_PACRK_SP2_MASK
#define AIPS_PACRK_TP1_MASK (0x1000000U)
#define AIPS_PACRK_TP1_SHIFT (24U)
#define AIPS_PACRK_TP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_TP1_SHIFT)) & AIPS_PACRK_TP1_MASK)
#define AIPS_PACRK_TP1 AIPS_PACRK_TP1_MASK
#define AIPS_PACRK_WP1_MASK (0x2000000U)
#define AIPS_PACRK_WP1_SHIFT (25U)
#define AIPS_PACRK_WP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_WP1_SHIFT)) & AIPS_PACRK_WP1_MASK)
#define AIPS_PACRK_WP1 AIPS_PACRK_WP1_MASK
#define AIPS_PACRK_SP1_MASK (0x4000000U)
#define AIPS_PACRK_SP1_SHIFT (26U)
#define AIPS_PACRK_SP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_SP1_SHIFT)) & AIPS_PACRK_SP1_MASK)
#define AIPS_PACRK_SP1 AIPS_PACRK_SP1_MASK
#define AIPS_PACRK_TP0_MASK (0x10000000U)
#define AIPS_PACRK_TP0_SHIFT (28U)
#define AIPS_PACRK_TP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_TP0_SHIFT)) & AIPS_PACRK_TP0_MASK)
#define AIPS_PACRK_TP0 AIPS_PACRK_TP0_MASK
#define AIPS_PACRK_WP0_MASK (0x20000000U)
#define AIPS_PACRK_WP0_SHIFT (29U)
#define AIPS_PACRK_WP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_WP0_SHIFT)) & AIPS_PACRK_WP0_MASK)
#define AIPS_PACRK_WP0 AIPS_PACRK_WP0_MASK
#define AIPS_PACRK_SP0_MASK (0x40000000U)
#define AIPS_PACRK_SP0_SHIFT (30U)
#define AIPS_PACRK_SP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRK_SP0_SHIFT)) & AIPS_PACRK_SP0_MASK)
#define AIPS_PACRK_SP0 AIPS_PACRK_SP0_MASK
/*! @name PACRL - Peripheral Access Control Register */
#define AIPS_PACRL_TP7_MASK (0x1U)
#define AIPS_PACRL_TP7_SHIFT (0U)
#define AIPS_PACRL_TP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP7_SHIFT)) & AIPS_PACRL_TP7_MASK)
#define AIPS_PACRL_TP7 AIPS_PACRL_TP7_MASK
#define AIPS_PACRL_WP7_MASK (0x2U)
#define AIPS_PACRL_WP7_SHIFT (1U)
#define AIPS_PACRL_WP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_WP7_SHIFT)) & AIPS_PACRL_WP7_MASK)
#define AIPS_PACRL_WP7 AIPS_PACRL_WP7_MASK
#define AIPS_PACRL_SP7_MASK (0x4U)
#define AIPS_PACRL_SP7_SHIFT (2U)
#define AIPS_PACRL_SP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_SP7_SHIFT)) & AIPS_PACRL_SP7_MASK)
#define AIPS_PACRL_SP7 AIPS_PACRL_SP7_MASK
#define AIPS_PACRL_TP6_MASK (0x10U)
#define AIPS_PACRL_TP6_SHIFT (4U)
#define AIPS_PACRL_TP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP6_SHIFT)) & AIPS_PACRL_TP6_MASK)
#define AIPS_PACRL_TP6 AIPS_PACRL_TP6_MASK
#define AIPS_PACRL_WP6_MASK (0x20U)
#define AIPS_PACRL_WP6_SHIFT (5U)
#define AIPS_PACRL_WP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_WP6_SHIFT)) & AIPS_PACRL_WP6_MASK)
#define AIPS_PACRL_WP6 AIPS_PACRL_WP6_MASK
#define AIPS_PACRL_SP6_MASK (0x40U)
#define AIPS_PACRL_SP6_SHIFT (6U)
#define AIPS_PACRL_SP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_SP6_SHIFT)) & AIPS_PACRL_SP6_MASK)
#define AIPS_PACRL_SP6 AIPS_PACRL_SP6_MASK
#define AIPS_PACRL_TP5_MASK (0x100U)
#define AIPS_PACRL_TP5_SHIFT (8U)
#define AIPS_PACRL_TP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP5_SHIFT)) & AIPS_PACRL_TP5_MASK)
#define AIPS_PACRL_TP5 AIPS_PACRL_TP5_MASK
#define AIPS_PACRL_WP5_MASK (0x200U)
#define AIPS_PACRL_WP5_SHIFT (9U)
#define AIPS_PACRL_WP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_WP5_SHIFT)) & AIPS_PACRL_WP5_MASK)
#define AIPS_PACRL_WP5 AIPS_PACRL_WP5_MASK
#define AIPS_PACRL_SP5_MASK (0x400U)
#define AIPS_PACRL_SP5_SHIFT (10U)
#define AIPS_PACRL_SP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_SP5_SHIFT)) & AIPS_PACRL_SP5_MASK)
#define AIPS_PACRL_SP5 AIPS_PACRL_SP5_MASK
#define AIPS_PACRL_TP4_MASK (0x1000U)
#define AIPS_PACRL_TP4_SHIFT (12U)
#define AIPS_PACRL_TP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP4_SHIFT)) & AIPS_PACRL_TP4_MASK)
#define AIPS_PACRL_TP4 AIPS_PACRL_TP4_MASK
#define AIPS_PACRL_WP4_MASK (0x2000U)
#define AIPS_PACRL_WP4_SHIFT (13U)
#define AIPS_PACRL_WP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_WP4_SHIFT)) & AIPS_PACRL_WP4_MASK)
#define AIPS_PACRL_WP4 AIPS_PACRL_WP4_MASK
#define AIPS_PACRL_SP4_MASK (0x4000U)
#define AIPS_PACRL_SP4_SHIFT (14U)
#define AIPS_PACRL_SP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_SP4_SHIFT)) & AIPS_PACRL_SP4_MASK)
#define AIPS_PACRL_SP4 AIPS_PACRL_SP4_MASK
#define AIPS_PACRL_TP3_MASK (0x10000U)
#define AIPS_PACRL_TP3_SHIFT (16U)
#define AIPS_PACRL_TP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP3_SHIFT)) & AIPS_PACRL_TP3_MASK)
#define AIPS_PACRL_TP3 AIPS_PACRL_TP3_MASK
#define AIPS_PACRL_WP3_MASK (0x20000U)
#define AIPS_PACRL_WP3_SHIFT (17U)
#define AIPS_PACRL_WP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_WP3_SHIFT)) & AIPS_PACRL_WP3_MASK)
#define AIPS_PACRL_WP3 AIPS_PACRL_WP3_MASK
#define AIPS_PACRL_SP3_MASK (0x40000U)
#define AIPS_PACRL_SP3_SHIFT (18U)
#define AIPS_PACRL_SP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_SP3_SHIFT)) & AIPS_PACRL_SP3_MASK)
#define AIPS_PACRL_SP3 AIPS_PACRL_SP3_MASK
#define AIPS_PACRL_TP2_MASK (0x100000U)
#define AIPS_PACRL_TP2_SHIFT (20U)
#define AIPS_PACRL_TP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP2_SHIFT)) & AIPS_PACRL_TP2_MASK)
#define AIPS_PACRL_TP2 AIPS_PACRL_TP2_MASK
#define AIPS_PACRL_WP2_MASK (0x200000U)
#define AIPS_PACRL_WP2_SHIFT (21U)
#define AIPS_PACRL_WP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_WP2_SHIFT)) & AIPS_PACRL_WP2_MASK)
#define AIPS_PACRL_WP2 AIPS_PACRL_WP2_MASK
#define AIPS_PACRL_SP2_MASK (0x400000U)
#define AIPS_PACRL_SP2_SHIFT (22U)
#define AIPS_PACRL_SP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_SP2_SHIFT)) & AIPS_PACRL_SP2_MASK)
#define AIPS_PACRL_SP2 AIPS_PACRL_SP2_MASK
#define AIPS_PACRL_TP1_MASK (0x1000000U)
#define AIPS_PACRL_TP1_SHIFT (24U)
#define AIPS_PACRL_TP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP1_SHIFT)) & AIPS_PACRL_TP1_MASK)
#define AIPS_PACRL_TP1 AIPS_PACRL_TP1_MASK
#define AIPS_PACRL_WP1_MASK (0x2000000U)
#define AIPS_PACRL_WP1_SHIFT (25U)
#define AIPS_PACRL_WP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_WP1_SHIFT)) & AIPS_PACRL_WP1_MASK)
#define AIPS_PACRL_WP1 AIPS_PACRL_WP1_MASK
#define AIPS_PACRL_SP1_MASK (0x4000000U)
#define AIPS_PACRL_SP1_SHIFT (26U)
#define AIPS_PACRL_SP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_SP1_SHIFT)) & AIPS_PACRL_SP1_MASK)
#define AIPS_PACRL_SP1 AIPS_PACRL_SP1_MASK
#define AIPS_PACRL_TP0_MASK (0x10000000U)
#define AIPS_PACRL_TP0_SHIFT (28U)
#define AIPS_PACRL_TP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP0_SHIFT)) & AIPS_PACRL_TP0_MASK)
#define AIPS_PACRL_TP0 AIPS_PACRL_TP0_MASK
#define AIPS_PACRL_WP0_MASK (0x20000000U)
#define AIPS_PACRL_WP0_SHIFT (29U)
#define AIPS_PACRL_WP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_WP0_SHIFT)) & AIPS_PACRL_WP0_MASK)
#define AIPS_PACRL_WP0 AIPS_PACRL_WP0_MASK
#define AIPS_PACRL_SP0_MASK (0x40000000U)
#define AIPS_PACRL_SP0_SHIFT (30U)
#define AIPS_PACRL_SP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_SP0_SHIFT)) & AIPS_PACRL_SP0_MASK)
#define AIPS_PACRL_SP0 AIPS_PACRL_SP0_MASK
/*! @name PACRM - Peripheral Access Control Register */
#define AIPS_PACRM_TP7_MASK (0x1U)
#define AIPS_PACRM_TP7_SHIFT (0U)
#define AIPS_PACRM_TP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_TP7_SHIFT)) & AIPS_PACRM_TP7_MASK)
#define AIPS_PACRM_TP7 AIPS_PACRM_TP7_MASK
#define AIPS_PACRM_WP7_MASK (0x2U)
#define AIPS_PACRM_WP7_SHIFT (1U)
#define AIPS_PACRM_WP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_WP7_SHIFT)) & AIPS_PACRM_WP7_MASK)
#define AIPS_PACRM_WP7 AIPS_PACRM_WP7_MASK
#define AIPS_PACRM_SP7_MASK (0x4U)
#define AIPS_PACRM_SP7_SHIFT (2U)
#define AIPS_PACRM_SP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_SP7_SHIFT)) & AIPS_PACRM_SP7_MASK)
#define AIPS_PACRM_SP7 AIPS_PACRM_SP7_MASK
#define AIPS_PACRM_TP6_MASK (0x10U)
#define AIPS_PACRM_TP6_SHIFT (4U)
#define AIPS_PACRM_TP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_TP6_SHIFT)) & AIPS_PACRM_TP6_MASK)
#define AIPS_PACRM_TP6 AIPS_PACRM_TP6_MASK
#define AIPS_PACRM_WP6_MASK (0x20U)
#define AIPS_PACRM_WP6_SHIFT (5U)
#define AIPS_PACRM_WP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_WP6_SHIFT)) & AIPS_PACRM_WP6_MASK)
#define AIPS_PACRM_WP6 AIPS_PACRM_WP6_MASK
#define AIPS_PACRM_SP6_MASK (0x40U)
#define AIPS_PACRM_SP6_SHIFT (6U)
#define AIPS_PACRM_SP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_SP6_SHIFT)) & AIPS_PACRM_SP6_MASK)
#define AIPS_PACRM_SP6 AIPS_PACRM_SP6_MASK
#define AIPS_PACRM_TP5_MASK (0x100U)
#define AIPS_PACRM_TP5_SHIFT (8U)
#define AIPS_PACRM_TP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_TP5_SHIFT)) & AIPS_PACRM_TP5_MASK)
#define AIPS_PACRM_TP5 AIPS_PACRM_TP5_MASK
#define AIPS_PACRM_WP5_MASK (0x200U)
#define AIPS_PACRM_WP5_SHIFT (9U)
#define AIPS_PACRM_WP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_WP5_SHIFT)) & AIPS_PACRM_WP5_MASK)
#define AIPS_PACRM_WP5 AIPS_PACRM_WP5_MASK
#define AIPS_PACRM_SP5_MASK (0x400U)
#define AIPS_PACRM_SP5_SHIFT (10U)
#define AIPS_PACRM_SP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_SP5_SHIFT)) & AIPS_PACRM_SP5_MASK)
#define AIPS_PACRM_SP5 AIPS_PACRM_SP5_MASK
#define AIPS_PACRM_TP4_MASK (0x1000U)
#define AIPS_PACRM_TP4_SHIFT (12U)
#define AIPS_PACRM_TP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_TP4_SHIFT)) & AIPS_PACRM_TP4_MASK)
#define AIPS_PACRM_TP4 AIPS_PACRM_TP4_MASK
#define AIPS_PACRM_WP4_MASK (0x2000U)
#define AIPS_PACRM_WP4_SHIFT (13U)
#define AIPS_PACRM_WP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_WP4_SHIFT)) & AIPS_PACRM_WP4_MASK)
#define AIPS_PACRM_WP4 AIPS_PACRM_WP4_MASK
#define AIPS_PACRM_SP4_MASK (0x4000U)
#define AIPS_PACRM_SP4_SHIFT (14U)
#define AIPS_PACRM_SP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_SP4_SHIFT)) & AIPS_PACRM_SP4_MASK)
#define AIPS_PACRM_SP4 AIPS_PACRM_SP4_MASK
#define AIPS_PACRM_TP3_MASK (0x10000U)
#define AIPS_PACRM_TP3_SHIFT (16U)
#define AIPS_PACRM_TP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_TP3_SHIFT)) & AIPS_PACRM_TP3_MASK)
#define AIPS_PACRM_TP3 AIPS_PACRM_TP3_MASK
#define AIPS_PACRM_WP3_MASK (0x20000U)
#define AIPS_PACRM_WP3_SHIFT (17U)
#define AIPS_PACRM_WP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_WP3_SHIFT)) & AIPS_PACRM_WP3_MASK)
#define AIPS_PACRM_WP3 AIPS_PACRM_WP3_MASK
#define AIPS_PACRM_SP3_MASK (0x40000U)
#define AIPS_PACRM_SP3_SHIFT (18U)
#define AIPS_PACRM_SP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_SP3_SHIFT)) & AIPS_PACRM_SP3_MASK)
#define AIPS_PACRM_SP3 AIPS_PACRM_SP3_MASK
#define AIPS_PACRM_TP2_MASK (0x100000U)
#define AIPS_PACRM_TP2_SHIFT (20U)
#define AIPS_PACRM_TP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_TP2_SHIFT)) & AIPS_PACRM_TP2_MASK)
#define AIPS_PACRM_TP2 AIPS_PACRM_TP2_MASK
#define AIPS_PACRM_WP2_MASK (0x200000U)
#define AIPS_PACRM_WP2_SHIFT (21U)
#define AIPS_PACRM_WP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_WP2_SHIFT)) & AIPS_PACRM_WP2_MASK)
#define AIPS_PACRM_WP2 AIPS_PACRM_WP2_MASK
#define AIPS_PACRM_SP2_MASK (0x400000U)
#define AIPS_PACRM_SP2_SHIFT (22U)
#define AIPS_PACRM_SP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_SP2_SHIFT)) & AIPS_PACRM_SP2_MASK)
#define AIPS_PACRM_SP2 AIPS_PACRM_SP2_MASK
#define AIPS_PACRM_TP1_MASK (0x1000000U)
#define AIPS_PACRM_TP1_SHIFT (24U)
#define AIPS_PACRM_TP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_TP1_SHIFT)) & AIPS_PACRM_TP1_MASK)
#define AIPS_PACRM_TP1 AIPS_PACRM_TP1_MASK
#define AIPS_PACRM_WP1_MASK (0x2000000U)
#define AIPS_PACRM_WP1_SHIFT (25U)
#define AIPS_PACRM_WP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_WP1_SHIFT)) & AIPS_PACRM_WP1_MASK)
#define AIPS_PACRM_WP1 AIPS_PACRM_WP1_MASK
#define AIPS_PACRM_SP1_MASK (0x4000000U)
#define AIPS_PACRM_SP1_SHIFT (26U)
#define AIPS_PACRM_SP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_SP1_SHIFT)) & AIPS_PACRM_SP1_MASK)
#define AIPS_PACRM_SP1 AIPS_PACRM_SP1_MASK
#define AIPS_PACRM_TP0_MASK (0x10000000U)
#define AIPS_PACRM_TP0_SHIFT (28U)
#define AIPS_PACRM_TP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_TP0_SHIFT)) & AIPS_PACRM_TP0_MASK)
#define AIPS_PACRM_TP0 AIPS_PACRM_TP0_MASK
#define AIPS_PACRM_WP0_MASK (0x20000000U)
#define AIPS_PACRM_WP0_SHIFT (29U)
#define AIPS_PACRM_WP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_WP0_SHIFT)) & AIPS_PACRM_WP0_MASK)
#define AIPS_PACRM_WP0 AIPS_PACRM_WP0_MASK
#define AIPS_PACRM_SP0_MASK (0x40000000U)
#define AIPS_PACRM_SP0_SHIFT (30U)
#define AIPS_PACRM_SP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRM_SP0_SHIFT)) & AIPS_PACRM_SP0_MASK)
#define AIPS_PACRM_SP0 AIPS_PACRM_SP0_MASK
/*! @name PACRN - Peripheral Access Control Register */
#define AIPS_PACRN_TP7_MASK (0x1U)
#define AIPS_PACRN_TP7_SHIFT (0U)
#define AIPS_PACRN_TP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_TP7_SHIFT)) & AIPS_PACRN_TP7_MASK)
#define AIPS_PACRN_TP7 AIPS_PACRN_TP7_MASK
#define AIPS_PACRN_WP7_MASK (0x2U)
#define AIPS_PACRN_WP7_SHIFT (1U)
#define AIPS_PACRN_WP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_WP7_SHIFT)) & AIPS_PACRN_WP7_MASK)
#define AIPS_PACRN_WP7 AIPS_PACRN_WP7_MASK
#define AIPS_PACRN_SP7_MASK (0x4U)
#define AIPS_PACRN_SP7_SHIFT (2U)
#define AIPS_PACRN_SP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_SP7_SHIFT)) & AIPS_PACRN_SP7_MASK)
#define AIPS_PACRN_SP7 AIPS_PACRN_SP7_MASK
#define AIPS_PACRN_TP6_MASK (0x10U)
#define AIPS_PACRN_TP6_SHIFT (4U)
#define AIPS_PACRN_TP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_TP6_SHIFT)) & AIPS_PACRN_TP6_MASK)
#define AIPS_PACRN_TP6 AIPS_PACRN_TP6_MASK
#define AIPS_PACRN_WP6_MASK (0x20U)
#define AIPS_PACRN_WP6_SHIFT (5U)
#define AIPS_PACRN_WP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_WP6_SHIFT)) & AIPS_PACRN_WP6_MASK)
#define AIPS_PACRN_WP6 AIPS_PACRN_WP6_MASK
#define AIPS_PACRN_SP6_MASK (0x40U)
#define AIPS_PACRN_SP6_SHIFT (6U)
#define AIPS_PACRN_SP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_SP6_SHIFT)) & AIPS_PACRN_SP6_MASK)
#define AIPS_PACRN_SP6 AIPS_PACRN_SP6_MASK
#define AIPS_PACRN_TP5_MASK (0x100U)
#define AIPS_PACRN_TP5_SHIFT (8U)
#define AIPS_PACRN_TP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_TP5_SHIFT)) & AIPS_PACRN_TP5_MASK)
#define AIPS_PACRN_TP5 AIPS_PACRN_TP5_MASK
#define AIPS_PACRN_WP5_MASK (0x200U)
#define AIPS_PACRN_WP5_SHIFT (9U)
#define AIPS_PACRN_WP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_WP5_SHIFT)) & AIPS_PACRN_WP5_MASK)
#define AIPS_PACRN_WP5 AIPS_PACRN_WP5_MASK
#define AIPS_PACRN_SP5_MASK (0x400U)
#define AIPS_PACRN_SP5_SHIFT (10U)
#define AIPS_PACRN_SP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_SP5_SHIFT)) & AIPS_PACRN_SP5_MASK)
#define AIPS_PACRN_SP5 AIPS_PACRN_SP5_MASK
#define AIPS_PACRN_TP4_MASK (0x1000U)
#define AIPS_PACRN_TP4_SHIFT (12U)
#define AIPS_PACRN_TP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_TP4_SHIFT)) & AIPS_PACRN_TP4_MASK)
#define AIPS_PACRN_TP4 AIPS_PACRN_TP4_MASK
#define AIPS_PACRN_WP4_MASK (0x2000U)
#define AIPS_PACRN_WP4_SHIFT (13U)
#define AIPS_PACRN_WP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_WP4_SHIFT)) & AIPS_PACRN_WP4_MASK)
#define AIPS_PACRN_WP4 AIPS_PACRN_WP4_MASK
#define AIPS_PACRN_SP4_MASK (0x4000U)
#define AIPS_PACRN_SP4_SHIFT (14U)
#define AIPS_PACRN_SP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_SP4_SHIFT)) & AIPS_PACRN_SP4_MASK)
#define AIPS_PACRN_SP4 AIPS_PACRN_SP4_MASK
#define AIPS_PACRN_TP3_MASK (0x10000U)
#define AIPS_PACRN_TP3_SHIFT (16U)
#define AIPS_PACRN_TP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_TP3_SHIFT)) & AIPS_PACRN_TP3_MASK)
#define AIPS_PACRN_TP3 AIPS_PACRN_TP3_MASK
#define AIPS_PACRN_WP3_MASK (0x20000U)
#define AIPS_PACRN_WP3_SHIFT (17U)
#define AIPS_PACRN_WP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_WP3_SHIFT)) & AIPS_PACRN_WP3_MASK)
#define AIPS_PACRN_WP3 AIPS_PACRN_WP3_MASK
#define AIPS_PACRN_SP3_MASK (0x40000U)
#define AIPS_PACRN_SP3_SHIFT (18U)
#define AIPS_PACRN_SP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_SP3_SHIFT)) & AIPS_PACRN_SP3_MASK)
#define AIPS_PACRN_SP3 AIPS_PACRN_SP3_MASK
#define AIPS_PACRN_TP2_MASK (0x100000U)
#define AIPS_PACRN_TP2_SHIFT (20U)
#define AIPS_PACRN_TP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_TP2_SHIFT)) & AIPS_PACRN_TP2_MASK)
#define AIPS_PACRN_TP2 AIPS_PACRN_TP2_MASK
#define AIPS_PACRN_WP2_MASK (0x200000U)
#define AIPS_PACRN_WP2_SHIFT (21U)
#define AIPS_PACRN_WP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_WP2_SHIFT)) & AIPS_PACRN_WP2_MASK)
#define AIPS_PACRN_WP2 AIPS_PACRN_WP2_MASK
#define AIPS_PACRN_SP2_MASK (0x400000U)
#define AIPS_PACRN_SP2_SHIFT (22U)
#define AIPS_PACRN_SP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_SP2_SHIFT)) & AIPS_PACRN_SP2_MASK)
#define AIPS_PACRN_SP2 AIPS_PACRN_SP2_MASK
#define AIPS_PACRN_TP1_MASK (0x1000000U)
#define AIPS_PACRN_TP1_SHIFT (24U)
#define AIPS_PACRN_TP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_TP1_SHIFT)) & AIPS_PACRN_TP1_MASK)
#define AIPS_PACRN_TP1 AIPS_PACRN_TP1_MASK
#define AIPS_PACRN_WP1_MASK (0x2000000U)
#define AIPS_PACRN_WP1_SHIFT (25U)
#define AIPS_PACRN_WP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_WP1_SHIFT)) & AIPS_PACRN_WP1_MASK)
#define AIPS_PACRN_WP1 AIPS_PACRN_WP1_MASK
#define AIPS_PACRN_SP1_MASK (0x4000000U)
#define AIPS_PACRN_SP1_SHIFT (26U)
#define AIPS_PACRN_SP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_SP1_SHIFT)) & AIPS_PACRN_SP1_MASK)
#define AIPS_PACRN_SP1 AIPS_PACRN_SP1_MASK
#define AIPS_PACRN_TP0_MASK (0x10000000U)
#define AIPS_PACRN_TP0_SHIFT (28U)
#define AIPS_PACRN_TP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_TP0_SHIFT)) & AIPS_PACRN_TP0_MASK)
#define AIPS_PACRN_TP0 AIPS_PACRN_TP0_MASK
#define AIPS_PACRN_WP0_MASK (0x20000000U)
#define AIPS_PACRN_WP0_SHIFT (29U)
#define AIPS_PACRN_WP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_WP0_SHIFT)) & AIPS_PACRN_WP0_MASK)
#define AIPS_PACRN_WP0 AIPS_PACRN_WP0_MASK
#define AIPS_PACRN_SP0_MASK (0x40000000U)
#define AIPS_PACRN_SP0_SHIFT (30U)
#define AIPS_PACRN_SP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRN_SP0_SHIFT)) & AIPS_PACRN_SP0_MASK)
#define AIPS_PACRN_SP0 AIPS_PACRN_SP0_MASK
/*! @name PACRO - Peripheral Access Control Register */
#define AIPS_PACRO_TP7_MASK (0x1U)
#define AIPS_PACRO_TP7_SHIFT (0U)
#define AIPS_PACRO_TP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_TP7_SHIFT)) & AIPS_PACRO_TP7_MASK)
#define AIPS_PACRO_TP7 AIPS_PACRO_TP7_MASK
#define AIPS_PACRO_WP7_MASK (0x2U)
#define AIPS_PACRO_WP7_SHIFT (1U)
#define AIPS_PACRO_WP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_WP7_SHIFT)) & AIPS_PACRO_WP7_MASK)
#define AIPS_PACRO_WP7 AIPS_PACRO_WP7_MASK
#define AIPS_PACRO_SP7_MASK (0x4U)
#define AIPS_PACRO_SP7_SHIFT (2U)
#define AIPS_PACRO_SP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_SP7_SHIFT)) & AIPS_PACRO_SP7_MASK)
#define AIPS_PACRO_SP7 AIPS_PACRO_SP7_MASK
#define AIPS_PACRO_TP6_MASK (0x10U)
#define AIPS_PACRO_TP6_SHIFT (4U)
#define AIPS_PACRO_TP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_TP6_SHIFT)) & AIPS_PACRO_TP6_MASK)
#define AIPS_PACRO_TP6 AIPS_PACRO_TP6_MASK
#define AIPS_PACRO_WP6_MASK (0x20U)
#define AIPS_PACRO_WP6_SHIFT (5U)
#define AIPS_PACRO_WP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_WP6_SHIFT)) & AIPS_PACRO_WP6_MASK)
#define AIPS_PACRO_WP6 AIPS_PACRO_WP6_MASK
#define AIPS_PACRO_SP6_MASK (0x40U)
#define AIPS_PACRO_SP6_SHIFT (6U)
#define AIPS_PACRO_SP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_SP6_SHIFT)) & AIPS_PACRO_SP6_MASK)
#define AIPS_PACRO_SP6 AIPS_PACRO_SP6_MASK
#define AIPS_PACRO_TP5_MASK (0x100U)
#define AIPS_PACRO_TP5_SHIFT (8U)
#define AIPS_PACRO_TP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_TP5_SHIFT)) & AIPS_PACRO_TP5_MASK)
#define AIPS_PACRO_TP5 AIPS_PACRO_TP5_MASK
#define AIPS_PACRO_WP5_MASK (0x200U)
#define AIPS_PACRO_WP5_SHIFT (9U)
#define AIPS_PACRO_WP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_WP5_SHIFT)) & AIPS_PACRO_WP5_MASK)
#define AIPS_PACRO_WP5 AIPS_PACRO_WP5_MASK
#define AIPS_PACRO_SP5_MASK (0x400U)
#define AIPS_PACRO_SP5_SHIFT (10U)
#define AIPS_PACRO_SP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_SP5_SHIFT)) & AIPS_PACRO_SP5_MASK)
#define AIPS_PACRO_SP5 AIPS_PACRO_SP5_MASK
#define AIPS_PACRO_TP4_MASK (0x1000U)
#define AIPS_PACRO_TP4_SHIFT (12U)
#define AIPS_PACRO_TP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_TP4_SHIFT)) & AIPS_PACRO_TP4_MASK)
#define AIPS_PACRO_TP4 AIPS_PACRO_TP4_MASK
#define AIPS_PACRO_WP4_MASK (0x2000U)
#define AIPS_PACRO_WP4_SHIFT (13U)
#define AIPS_PACRO_WP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_WP4_SHIFT)) & AIPS_PACRO_WP4_MASK)
#define AIPS_PACRO_WP4 AIPS_PACRO_WP4_MASK
#define AIPS_PACRO_SP4_MASK (0x4000U)
#define AIPS_PACRO_SP4_SHIFT (14U)
#define AIPS_PACRO_SP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_SP4_SHIFT)) & AIPS_PACRO_SP4_MASK)
#define AIPS_PACRO_SP4 AIPS_PACRO_SP4_MASK
#define AIPS_PACRO_TP3_MASK (0x10000U)
#define AIPS_PACRO_TP3_SHIFT (16U)
#define AIPS_PACRO_TP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_TP3_SHIFT)) & AIPS_PACRO_TP3_MASK)
#define AIPS_PACRO_TP3 AIPS_PACRO_TP3_MASK
#define AIPS_PACRO_WP3_MASK (0x20000U)
#define AIPS_PACRO_WP3_SHIFT (17U)
#define AIPS_PACRO_WP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_WP3_SHIFT)) & AIPS_PACRO_WP3_MASK)
#define AIPS_PACRO_WP3 AIPS_PACRO_WP3_MASK
#define AIPS_PACRO_SP3_MASK (0x40000U)
#define AIPS_PACRO_SP3_SHIFT (18U)
#define AIPS_PACRO_SP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_SP3_SHIFT)) & AIPS_PACRO_SP3_MASK)
#define AIPS_PACRO_SP3 AIPS_PACRO_SP3_MASK
#define AIPS_PACRO_TP2_MASK (0x100000U)
#define AIPS_PACRO_TP2_SHIFT (20U)
#define AIPS_PACRO_TP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_TP2_SHIFT)) & AIPS_PACRO_TP2_MASK)
#define AIPS_PACRO_TP2 AIPS_PACRO_TP2_MASK
#define AIPS_PACRO_WP2_MASK (0x200000U)
#define AIPS_PACRO_WP2_SHIFT (21U)
#define AIPS_PACRO_WP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_WP2_SHIFT)) & AIPS_PACRO_WP2_MASK)
#define AIPS_PACRO_WP2 AIPS_PACRO_WP2_MASK
#define AIPS_PACRO_SP2_MASK (0x400000U)
#define AIPS_PACRO_SP2_SHIFT (22U)
#define AIPS_PACRO_SP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_SP2_SHIFT)) & AIPS_PACRO_SP2_MASK)
#define AIPS_PACRO_SP2 AIPS_PACRO_SP2_MASK
#define AIPS_PACRO_TP1_MASK (0x1000000U)
#define AIPS_PACRO_TP1_SHIFT (24U)
#define AIPS_PACRO_TP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_TP1_SHIFT)) & AIPS_PACRO_TP1_MASK)
#define AIPS_PACRO_TP1 AIPS_PACRO_TP1_MASK
#define AIPS_PACRO_WP1_MASK (0x2000000U)
#define AIPS_PACRO_WP1_SHIFT (25U)
#define AIPS_PACRO_WP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_WP1_SHIFT)) & AIPS_PACRO_WP1_MASK)
#define AIPS_PACRO_WP1 AIPS_PACRO_WP1_MASK
#define AIPS_PACRO_SP1_MASK (0x4000000U)
#define AIPS_PACRO_SP1_SHIFT (26U)
#define AIPS_PACRO_SP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_SP1_SHIFT)) & AIPS_PACRO_SP1_MASK)
#define AIPS_PACRO_SP1 AIPS_PACRO_SP1_MASK
#define AIPS_PACRO_TP0_MASK (0x10000000U)
#define AIPS_PACRO_TP0_SHIFT (28U)
#define AIPS_PACRO_TP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_TP0_SHIFT)) & AIPS_PACRO_TP0_MASK)
#define AIPS_PACRO_TP0 AIPS_PACRO_TP0_MASK
#define AIPS_PACRO_WP0_MASK (0x20000000U)
#define AIPS_PACRO_WP0_SHIFT (29U)
#define AIPS_PACRO_WP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_WP0_SHIFT)) & AIPS_PACRO_WP0_MASK)
#define AIPS_PACRO_WP0 AIPS_PACRO_WP0_MASK
#define AIPS_PACRO_SP0_MASK (0x40000000U)
#define AIPS_PACRO_SP0_SHIFT (30U)
#define AIPS_PACRO_SP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRO_SP0_SHIFT)) & AIPS_PACRO_SP0_MASK)
#define AIPS_PACRO_SP0 AIPS_PACRO_SP0_MASK
/*! @name PACRP - Peripheral Access Control Register */
#define AIPS_PACRP_TP7_MASK (0x1U)
#define AIPS_PACRP_TP7_SHIFT (0U)
#define AIPS_PACRP_TP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_TP7_SHIFT)) & AIPS_PACRP_TP7_MASK)
#define AIPS_PACRP_TP7 AIPS_PACRP_TP7_MASK
#define AIPS_PACRP_WP7_MASK (0x2U)
#define AIPS_PACRP_WP7_SHIFT (1U)
#define AIPS_PACRP_WP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_WP7_SHIFT)) & AIPS_PACRP_WP7_MASK)
#define AIPS_PACRP_WP7 AIPS_PACRP_WP7_MASK
#define AIPS_PACRP_SP7_MASK (0x4U)
#define AIPS_PACRP_SP7_SHIFT (2U)
#define AIPS_PACRP_SP7_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_SP7_SHIFT)) & AIPS_PACRP_SP7_MASK)
#define AIPS_PACRP_SP7 AIPS_PACRP_SP7_MASK
#define AIPS_PACRP_TP6_MASK (0x10U)
#define AIPS_PACRP_TP6_SHIFT (4U)
#define AIPS_PACRP_TP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_TP6_SHIFT)) & AIPS_PACRP_TP6_MASK)
#define AIPS_PACRP_TP6 AIPS_PACRP_TP6_MASK
#define AIPS_PACRP_WP6_MASK (0x20U)
#define AIPS_PACRP_WP6_SHIFT (5U)
#define AIPS_PACRP_WP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_WP6_SHIFT)) & AIPS_PACRP_WP6_MASK)
#define AIPS_PACRP_WP6 AIPS_PACRP_WP6_MASK
#define AIPS_PACRP_SP6_MASK (0x40U)
#define AIPS_PACRP_SP6_SHIFT (6U)
#define AIPS_PACRP_SP6_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_SP6_SHIFT)) & AIPS_PACRP_SP6_MASK)
#define AIPS_PACRP_SP6 AIPS_PACRP_SP6_MASK
#define AIPS_PACRP_TP5_MASK (0x100U)
#define AIPS_PACRP_TP5_SHIFT (8U)
#define AIPS_PACRP_TP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_TP5_SHIFT)) & AIPS_PACRP_TP5_MASK)
#define AIPS_PACRP_TP5 AIPS_PACRP_TP5_MASK
#define AIPS_PACRP_WP5_MASK (0x200U)
#define AIPS_PACRP_WP5_SHIFT (9U)
#define AIPS_PACRP_WP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_WP5_SHIFT)) & AIPS_PACRP_WP5_MASK)
#define AIPS_PACRP_WP5 AIPS_PACRP_WP5_MASK
#define AIPS_PACRP_SP5_MASK (0x400U)
#define AIPS_PACRP_SP5_SHIFT (10U)
#define AIPS_PACRP_SP5_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_SP5_SHIFT)) & AIPS_PACRP_SP5_MASK)
#define AIPS_PACRP_SP5 AIPS_PACRP_SP5_MASK
#define AIPS_PACRP_TP4_MASK (0x1000U)
#define AIPS_PACRP_TP4_SHIFT (12U)
#define AIPS_PACRP_TP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_TP4_SHIFT)) & AIPS_PACRP_TP4_MASK)
#define AIPS_PACRP_TP4 AIPS_PACRP_TP4_MASK
#define AIPS_PACRP_WP4_MASK (0x2000U)
#define AIPS_PACRP_WP4_SHIFT (13U)
#define AIPS_PACRP_WP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_WP4_SHIFT)) & AIPS_PACRP_WP4_MASK)
#define AIPS_PACRP_WP4 AIPS_PACRP_WP4_MASK
#define AIPS_PACRP_SP4_MASK (0x4000U)
#define AIPS_PACRP_SP4_SHIFT (14U)
#define AIPS_PACRP_SP4_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_SP4_SHIFT)) & AIPS_PACRP_SP4_MASK)
#define AIPS_PACRP_SP4 AIPS_PACRP_SP4_MASK
#define AIPS_PACRP_TP3_MASK (0x10000U)
#define AIPS_PACRP_TP3_SHIFT (16U)
#define AIPS_PACRP_TP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_TP3_SHIFT)) & AIPS_PACRP_TP3_MASK)
#define AIPS_PACRP_TP3 AIPS_PACRP_TP3_MASK
#define AIPS_PACRP_WP3_MASK (0x20000U)
#define AIPS_PACRP_WP3_SHIFT (17U)
#define AIPS_PACRP_WP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_WP3_SHIFT)) & AIPS_PACRP_WP3_MASK)
#define AIPS_PACRP_WP3 AIPS_PACRP_WP3_MASK
#define AIPS_PACRP_SP3_MASK (0x40000U)
#define AIPS_PACRP_SP3_SHIFT (18U)
#define AIPS_PACRP_SP3_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_SP3_SHIFT)) & AIPS_PACRP_SP3_MASK)
#define AIPS_PACRP_SP3 AIPS_PACRP_SP3_MASK
#define AIPS_PACRP_TP2_MASK (0x100000U)
#define AIPS_PACRP_TP2_SHIFT (20U)
#define AIPS_PACRP_TP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_TP2_SHIFT)) & AIPS_PACRP_TP2_MASK)
#define AIPS_PACRP_TP2 AIPS_PACRP_TP2_MASK
#define AIPS_PACRP_WP2_MASK (0x200000U)
#define AIPS_PACRP_WP2_SHIFT (21U)
#define AIPS_PACRP_WP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_WP2_SHIFT)) & AIPS_PACRP_WP2_MASK)
#define AIPS_PACRP_WP2 AIPS_PACRP_WP2_MASK
#define AIPS_PACRP_SP2_MASK (0x400000U)
#define AIPS_PACRP_SP2_SHIFT (22U)
#define AIPS_PACRP_SP2_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_SP2_SHIFT)) & AIPS_PACRP_SP2_MASK)
#define AIPS_PACRP_SP2 AIPS_PACRP_SP2_MASK
#define AIPS_PACRP_TP1_MASK (0x1000000U)
#define AIPS_PACRP_TP1_SHIFT (24U)
#define AIPS_PACRP_TP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_TP1_SHIFT)) & AIPS_PACRP_TP1_MASK)
#define AIPS_PACRP_TP1 AIPS_PACRP_TP1_MASK
#define AIPS_PACRP_WP1_MASK (0x2000000U)
#define AIPS_PACRP_WP1_SHIFT (25U)
#define AIPS_PACRP_WP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_WP1_SHIFT)) & AIPS_PACRP_WP1_MASK)
#define AIPS_PACRP_WP1 AIPS_PACRP_WP1_MASK
#define AIPS_PACRP_SP1_MASK (0x4000000U)
#define AIPS_PACRP_SP1_SHIFT (26U)
#define AIPS_PACRP_SP1_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_SP1_SHIFT)) & AIPS_PACRP_SP1_MASK)
#define AIPS_PACRP_SP1 AIPS_PACRP_SP1_MASK
#define AIPS_PACRP_TP0_MASK (0x10000000U)
#define AIPS_PACRP_TP0_SHIFT (28U)
#define AIPS_PACRP_TP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_TP0_SHIFT)) & AIPS_PACRP_TP0_MASK)
#define AIPS_PACRP_TP0 AIPS_PACRP_TP0_MASK
#define AIPS_PACRP_WP0_MASK (0x20000000U)
#define AIPS_PACRP_WP0_SHIFT (29U)
#define AIPS_PACRP_WP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_WP0_SHIFT)) & AIPS_PACRP_WP0_MASK)
#define AIPS_PACRP_WP0 AIPS_PACRP_WP0_MASK
#define AIPS_PACRP_SP0_MASK (0x40000000U)
#define AIPS_PACRP_SP0_SHIFT (30U)
#define AIPS_PACRP_SP0_SET(x) (((uint32_t)(((uint32_t)(x)) << AIPS_PACRP_SP0_SHIFT)) & AIPS_PACRP_SP0_MASK)
#define AIPS_PACRP_SP0 AIPS_PACRP_SP0_MASK
/*!
* @}
*/ /* end of group AIPS_Register_Masks */
/* AIPS - Peripheral instance base addresses */
/** Peripheral AIPS0 base address */
#define AIPS0_BASE (0x40000000u)
/** Peripheral AIPS0 base pointer */
#define AIPS0 ((AIPS_TypeDef *)AIPS0_BASE)
/** Peripheral AIPS1 base address */
#define AIPS1_BASE (0x40080000u)
/** Peripheral AIPS1 base pointer */
#define AIPS1 ((AIPS_TypeDef *)AIPS1_BASE)
/** Array initializer of AIPS peripheral base addresses */
#define AIPS_BASE_ADDRS { AIPS0_BASE, AIPS1_BASE }
/** Array initializer of AIPS peripheral base pointers */
#define AIPS_BASE_PTRS { AIPS0, AIPS1 }
/*!
* @}
*/ /* end of group AIPS_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- AXBS Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup AXBS_Peripheral_Access_Layer AXBS Peripheral Access Layer
* @{
*/
/** AXBS - Register Layout Typedef */
typedef struct {
struct { /* offset: 0x0, array step: 0x100 */
__IO uint32_t PRS; /**< Priority Registers Slave, array offset: 0x0, array step: 0x100 */
uint8_t RESERVED_0[12];
__IO uint32_t CRS; /**< Control Register, array offset: 0x10, array step: 0x100 */
uint8_t RESERVED_1[236];
} SLAVE[5];
uint8_t RESERVED_0[768];
__IO uint32_t MGPCR0; /**< Master General Purpose Control Register, offset: 0x800 */
uint8_t RESERVED_1[252];
__IO uint32_t MGPCR1; /**< Master General Purpose Control Register, offset: 0x900 */
uint8_t RESERVED_2[252];
__IO uint32_t MGPCR2; /**< Master General Purpose Control Register, offset: 0xA00 */
uint8_t RESERVED_3[252];
__IO uint32_t MGPCR3; /**< Master General Purpose Control Register, offset: 0xB00 */
uint8_t RESERVED_4[252];
__IO uint32_t MGPCR4; /**< Master General Purpose Control Register, offset: 0xC00 */
uint8_t RESERVED_5[252];
__IO uint32_t MGPCR5; /**< Master General Purpose Control Register, offset: 0xD00 */
uint8_t RESERVED_6[252];
__IO uint32_t MGPCR6; /**< Master General Purpose Control Register, offset: 0xE00 */
} AXBS_TypeDef;
/* ----------------------------------------------------------------------------
-- AXBS Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup AXBS_Register_Masks AXBS Register Masks
* @{
*/
/*! @name PRS - Priority Registers Slave */
#define AXBS_PRS_M0_MASK (0x7U)
#define AXBS_PRS_M0_SHIFT (0U)
#define AXBS_PRS_M0_SET(x) (((uint32_t)(((uint32_t)(x)) << AXBS_PRS_M0_SHIFT)) & AXBS_PRS_M0_MASK)
#define AXBS_PRS_M0 AXBS_PRS_M0_MASK
#define AXBS_PRS_M1_MASK (0x70U)
#define AXBS_PRS_M1_SHIFT (4U)
#define AXBS_PRS_M1_SET(x) (((uint32_t)(((uint32_t)(x)) << AXBS_PRS_M1_SHIFT)) & AXBS_PRS_M1_MASK)
#define AXBS_PRS_M1 AXBS_PRS_M1_MASK
#define AXBS_PRS_M2_MASK (0x700U)
#define AXBS_PRS_M2_SHIFT (8U)
#define AXBS_PRS_M2_SET(x) (((uint32_t)(((uint32_t)(x)) << AXBS_PRS_M2_SHIFT)) & AXBS_PRS_M2_MASK)
#define AXBS_PRS_M2 AXBS_PRS_M2_MASK
#define AXBS_PRS_M3_MASK (0x7000U)
#define AXBS_PRS_M3_SHIFT (12U)
#define AXBS_PRS_M3_SET(x) (((uint32_t)(((uint32_t)(x)) << AXBS_PRS_M3_SHIFT)) & AXBS_PRS_M3_MASK)
#define AXBS_PRS_M3 AXBS_PRS_M3_MASK
#define AXBS_PRS_M4_MASK (0x70000U)
#define AXBS_PRS_M4_SHIFT (16U)
#define AXBS_PRS_M4_SET(x) (((uint32_t)(((uint32_t)(x)) << AXBS_PRS_M4_SHIFT)) & AXBS_PRS_M4_MASK)
#define AXBS_PRS_M4 AXBS_PRS_M4_MASK
#define AXBS_PRS_M5_MASK (0x700000U)
#define AXBS_PRS_M5_SHIFT (20U)
#define AXBS_PRS_M5_SET(x) (((uint32_t)(((uint32_t)(x)) << AXBS_PRS_M5_SHIFT)) & AXBS_PRS_M5_MASK)
#define AXBS_PRS_M5 AXBS_PRS_M5_MASK
#define AXBS_PRS_M6_MASK (0x7000000U)
#define AXBS_PRS_M6_SHIFT (24U)
#define AXBS_PRS_M6_SET(x) (((uint32_t)(((uint32_t)(x)) << AXBS_PRS_M6_SHIFT)) & AXBS_PRS_M6_MASK)
#define AXBS_PRS_M6 AXBS_PRS_M6_MASK
/* The count of AXBS_PRS */
#define AXBS_PRS_COUNT (5U)
/*! @name CRS - Control Register */
#define AXBS_CRS_PARK_MASK (0x7U)
#define AXBS_CRS_PARK_SHIFT (0U)
#define AXBS_CRS_PARK_SET(x) (((uint32_t)(((uint32_t)(x)) << AXBS_CRS_PARK_SHIFT)) & AXBS_CRS_PARK_MASK)
#define AXBS_CRS_PARK AXBS_CRS_PARK_MASK
#define AXBS_CRS_PCTL_MASK (0x30U)
#define AXBS_CRS_PCTL_SHIFT (4U)
#define AXBS_CRS_PCTL_SET(x) (((uint32_t)(((uint32_t)(x)) << AXBS_CRS_PCTL_SHIFT)) & AXBS_CRS_PCTL_MASK)
#define AXBS_CRS_PCTL AXBS_CRS_PCTL_MASK
#define AXBS_CRS_ARB_MASK (0x300U)
#define AXBS_CRS_ARB_SHIFT (8U)
#define AXBS_CRS_ARB_SET(x) (((uint32_t)(((uint32_t)(x)) << AXBS_CRS_ARB_SHIFT)) & AXBS_CRS_ARB_MASK)
#define AXBS_CRS_ARB AXBS_CRS_ARB_MASK
#define AXBS_CRS_HLP_MASK (0x40000000U)
#define AXBS_CRS_HLP_SHIFT (30U)
#define AXBS_CRS_HLP_SET(x) (((uint32_t)(((uint32_t)(x)) << AXBS_CRS_HLP_SHIFT)) & AXBS_CRS_HLP_MASK)
#define AXBS_CRS_HLP AXBS_CRS_HLP_MASK
#define AXBS_CRS_RO_MASK (0x80000000U)
#define AXBS_CRS_RO_SHIFT (31U)
#define AXBS_CRS_RO_SET(x) (((uint32_t)(((uint32_t)(x)) << AXBS_CRS_RO_SHIFT)) & AXBS_CRS_RO_MASK)
#define AXBS_CRS_RO AXBS_CRS_RO_MASK
/* The count of AXBS_CRS */
#define AXBS_CRS_COUNT (5U)
/*! @name MGPCR0 - Master General Purpose Control Register */
#define AXBS_MGPCR0_AULB_MASK (0x7U)
#define AXBS_MGPCR0_AULB_SHIFT (0U)
#define AXBS_MGPCR0_AULB_SET(x) (((uint32_t)(((uint32_t)(x)) << AXBS_MGPCR0_AULB_SHIFT)) & AXBS_MGPCR0_AULB_MASK)
#define AXBS_MGPCR0_AULB AXBS_MGPCR0_AULB_MASK
/*! @name MGPCR1 - Master General Purpose Control Register */
#define AXBS_MGPCR1_AULB_MASK (0x7U)
#define AXBS_MGPCR1_AULB_SHIFT (0U)
#define AXBS_MGPCR1_AULB_SET(x) (((uint32_t)(((uint32_t)(x)) << AXBS_MGPCR1_AULB_SHIFT)) & AXBS_MGPCR1_AULB_MASK)
#define AXBS_MGPCR1_AULB AXBS_MGPCR1_AULB_MASK
/*! @name MGPCR2 - Master General Purpose Control Register */
#define AXBS_MGPCR2_AULB_MASK (0x7U)
#define AXBS_MGPCR2_AULB_SHIFT (0U)
#define AXBS_MGPCR2_AULB_SET(x) (((uint32_t)(((uint32_t)(x)) << AXBS_MGPCR2_AULB_SHIFT)) & AXBS_MGPCR2_AULB_MASK)
#define AXBS_MGPCR2_AULB AXBS_MGPCR2_AULB_MASK
/*! @name MGPCR3 - Master General Purpose Control Register */
#define AXBS_MGPCR3_AULB_MASK (0x7U)
#define AXBS_MGPCR3_AULB_SHIFT (0U)
#define AXBS_MGPCR3_AULB_SET(x) (((uint32_t)(((uint32_t)(x)) << AXBS_MGPCR3_AULB_SHIFT)) & AXBS_MGPCR3_AULB_MASK)
#define AXBS_MGPCR3_AULB AXBS_MGPCR3_AULB_MASK
/*! @name MGPCR4 - Master General Purpose Control Register */
#define AXBS_MGPCR4_AULB_MASK (0x7U)
#define AXBS_MGPCR4_AULB_SHIFT (0U)
#define AXBS_MGPCR4_AULB_SET(x) (((uint32_t)(((uint32_t)(x)) << AXBS_MGPCR4_AULB_SHIFT)) & AXBS_MGPCR4_AULB_MASK)
#define AXBS_MGPCR4_AULB AXBS_MGPCR4_AULB_MASK
/*! @name MGPCR5 - Master General Purpose Control Register */
#define AXBS_MGPCR5_AULB_MASK (0x7U)
#define AXBS_MGPCR5_AULB_SHIFT (0U)
#define AXBS_MGPCR5_AULB_SET(x) (((uint32_t)(((uint32_t)(x)) << AXBS_MGPCR5_AULB_SHIFT)) & AXBS_MGPCR5_AULB_MASK)
#define AXBS_MGPCR5_AULB AXBS_MGPCR5_AULB_MASK
/*! @name MGPCR6 - Master General Purpose Control Register */
#define AXBS_MGPCR6_AULB_MASK (0x7U)
#define AXBS_MGPCR6_AULB_SHIFT (0U)
#define AXBS_MGPCR6_AULB_SET(x) (((uint32_t)(((uint32_t)(x)) << AXBS_MGPCR6_AULB_SHIFT)) & AXBS_MGPCR6_AULB_MASK)
#define AXBS_MGPCR6_AULB AXBS_MGPCR6_AULB_MASK
/*!
* @}
*/ /* end of group AXBS_Register_Masks */
/* AXBS - Peripheral instance base addresses */
/** Peripheral AXBS base address */
#define AXBS_BASE (0x40004000u)
/** Peripheral AXBS base pointer */
#define AXBS ((AXBS_TypeDef *)AXBS_BASE)
/** Array initializer of AXBS peripheral base addresses */
#define AXBS_BASE_ADDRS { AXBS_BASE }
/** Array initializer of AXBS peripheral base pointers */
#define AXBS_BASE_PTRS { AXBS }
/*!
* @}
*/ /* end of group AXBS_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- CAN Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup CAN_Peripheral_Access_Layer CAN Peripheral Access Layer
* @{
*/
/** CAN - Register Layout Typedef */
typedef struct {
__IO uint32_t MCR; /**< Module Configuration Register, offset: 0x0 */
__IO uint32_t CTRL1; /**< Control 1 register, offset: 0x4 */
__IO uint32_t TIMER; /**< Free Running Timer, offset: 0x8 */
uint8_t RESERVED_0[4];
__IO uint32_t RXMGMASK; /**< Rx Mailboxes Global Mask Register, offset: 0x10 */
__IO uint32_t RX14MASK; /**< Rx 14 Mask register, offset: 0x14 */
__IO uint32_t RX15MASK; /**< Rx 15 Mask register, offset: 0x18 */
__IO uint32_t ECR; /**< Error Counter, offset: 0x1C */
__IO uint32_t ESR1; /**< Error and Status 1 register, offset: 0x20 */
uint8_t RESERVED_1[4];
__IO uint32_t IMASK1; /**< Interrupt Masks 1 register, offset: 0x28 */
uint8_t RESERVED_2[4];
__IO uint32_t IFLAG1; /**< Interrupt Flags 1 register, offset: 0x30 */
__IO uint32_t CTRL2; /**< Control 2 register, offset: 0x34 */
__I uint32_t ESR2; /**< Error and Status 2 register, offset: 0x38 */
uint8_t RESERVED_3[8];
__I uint32_t CRCR; /**< CRC Register, offset: 0x44 */
__IO uint32_t RXFGMASK; /**< Rx FIFO Global Mask register, offset: 0x48 */
__I uint32_t RXFIR; /**< Rx FIFO Information Register, offset: 0x4C */
uint8_t RESERVED_4[48];
struct { /* offset: 0x80, array step: 0x10 */
__IO uint32_t CS; /**< Message Buffer 0 CS Register..Message Buffer 15 CS Register, array offset: 0x80, array step: 0x10 */
__IO uint32_t ID; /**< Message Buffer 0 ID Register..Message Buffer 15 ID Register, array offset: 0x84, array step: 0x10 */
__IO uint32_t WORD0; /**< Message Buffer 0 WORD0 Register..Message Buffer 15 WORD0 Register, array offset: 0x88, array step: 0x10 */
__IO uint32_t WORD1; /**< Message Buffer 0 WORD1 Register..Message Buffer 15 WORD1 Register, array offset: 0x8C, array step: 0x10 */
} MB[16];
uint8_t RESERVED_5[1792];
__IO uint32_t RXIMR[16]; /**< Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 */
} CAN_TypeDef;
/* ----------------------------------------------------------------------------
-- CAN Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup CAN_Register_Masks CAN Register Masks
* @{
*/
/*! @name MCR - Module Configuration Register */
#define CAN_MCR_MAXMB_MASK (0x7FU)
#define CAN_MCR_MAXMB_SHIFT (0U)
#define CAN_MCR_MAXMB_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_MAXMB_SHIFT)) & CAN_MCR_MAXMB_MASK)
#define CAN_MCR_MAXMB CAN_MCR_MAXMB_MASK
#define CAN_MCR_IDAM_MASK (0x300U)
#define CAN_MCR_IDAM_SHIFT (8U)
#define CAN_MCR_IDAM_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_IDAM_SHIFT)) & CAN_MCR_IDAM_MASK)
#define CAN_MCR_IDAM CAN_MCR_IDAM_MASK
#define CAN_MCR_AEN_MASK (0x1000U)
#define CAN_MCR_AEN_SHIFT (12U)
#define CAN_MCR_AEN_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_AEN_SHIFT)) & CAN_MCR_AEN_MASK)
#define CAN_MCR_AEN CAN_MCR_AEN_MASK
#define CAN_MCR_LPRIOEN_MASK (0x2000U)
#define CAN_MCR_LPRIOEN_SHIFT (13U)
#define CAN_MCR_LPRIOEN_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_LPRIOEN_SHIFT)) & CAN_MCR_LPRIOEN_MASK)
#define CAN_MCR_LPRIOEN CAN_MCR_LPRIOEN_MASK
#define CAN_MCR_IRMQ_MASK (0x10000U)
#define CAN_MCR_IRMQ_SHIFT (16U)
#define CAN_MCR_IRMQ_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_IRMQ_SHIFT)) & CAN_MCR_IRMQ_MASK)
#define CAN_MCR_IRMQ CAN_MCR_IRMQ_MASK
#define CAN_MCR_SRXDIS_MASK (0x20000U)
#define CAN_MCR_SRXDIS_SHIFT (17U)
#define CAN_MCR_SRXDIS_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_SRXDIS_SHIFT)) & CAN_MCR_SRXDIS_MASK)
#define CAN_MCR_SRXDIS CAN_MCR_SRXDIS_MASK
#define CAN_MCR_WAKSRC_MASK (0x80000U)
#define CAN_MCR_WAKSRC_SHIFT (19U)
#define CAN_MCR_WAKSRC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_WAKSRC_SHIFT)) & CAN_MCR_WAKSRC_MASK)
#define CAN_MCR_WAKSRC CAN_MCR_WAKSRC_MASK
#define CAN_MCR_LPMACK_MASK (0x100000U)
#define CAN_MCR_LPMACK_SHIFT (20U)
#define CAN_MCR_LPMACK_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_LPMACK_SHIFT)) & CAN_MCR_LPMACK_MASK)
#define CAN_MCR_LPMACK CAN_MCR_LPMACK_MASK
#define CAN_MCR_WRNEN_MASK (0x200000U)
#define CAN_MCR_WRNEN_SHIFT (21U)
#define CAN_MCR_WRNEN_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_WRNEN_SHIFT)) & CAN_MCR_WRNEN_MASK)
#define CAN_MCR_WRNEN CAN_MCR_WRNEN_MASK
#define CAN_MCR_SLFWAK_MASK (0x400000U)
#define CAN_MCR_SLFWAK_SHIFT (22U)
#define CAN_MCR_SLFWAK_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_SLFWAK_SHIFT)) & CAN_MCR_SLFWAK_MASK)
#define CAN_MCR_SLFWAK CAN_MCR_SLFWAK_MASK
#define CAN_MCR_SUPV_MASK (0x800000U)
#define CAN_MCR_SUPV_SHIFT (23U)
#define CAN_MCR_SUPV_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_SUPV_SHIFT)) & CAN_MCR_SUPV_MASK)
#define CAN_MCR_SUPV CAN_MCR_SUPV_MASK
#define CAN_MCR_FRZACK_MASK (0x1000000U)
#define CAN_MCR_FRZACK_SHIFT (24U)
#define CAN_MCR_FRZACK_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_FRZACK_SHIFT)) & CAN_MCR_FRZACK_MASK)
#define CAN_MCR_FRZACK CAN_MCR_FRZACK_MASK
#define CAN_MCR_SOFTRST_MASK (0x2000000U)
#define CAN_MCR_SOFTRST_SHIFT (25U)
#define CAN_MCR_SOFTRST_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_SOFTRST_SHIFT)) & CAN_MCR_SOFTRST_MASK)
#define CAN_MCR_SOFTRST CAN_MCR_SOFTRST_MASK
#define CAN_MCR_WAKMSK_MASK (0x4000000U)
#define CAN_MCR_WAKMSK_SHIFT (26U)
#define CAN_MCR_WAKMSK_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_WAKMSK_SHIFT)) & CAN_MCR_WAKMSK_MASK)
#define CAN_MCR_WAKMSK CAN_MCR_WAKMSK_MASK
#define CAN_MCR_NOTRDY_MASK (0x8000000U)
#define CAN_MCR_NOTRDY_SHIFT (27U)
#define CAN_MCR_NOTRDY_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_NOTRDY_SHIFT)) & CAN_MCR_NOTRDY_MASK)
#define CAN_MCR_NOTRDY CAN_MCR_NOTRDY_MASK
#define CAN_MCR_HALT_MASK (0x10000000U)
#define CAN_MCR_HALT_SHIFT (28U)
#define CAN_MCR_HALT_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_HALT_SHIFT)) & CAN_MCR_HALT_MASK)
#define CAN_MCR_HALT CAN_MCR_HALT_MASK
#define CAN_MCR_RFEN_MASK (0x20000000U)
#define CAN_MCR_RFEN_SHIFT (29U)
#define CAN_MCR_RFEN_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_RFEN_SHIFT)) & CAN_MCR_RFEN_MASK)
#define CAN_MCR_RFEN CAN_MCR_RFEN_MASK
#define CAN_MCR_FRZ_MASK (0x40000000U)
#define CAN_MCR_FRZ_SHIFT (30U)
#define CAN_MCR_FRZ_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_FRZ_SHIFT)) & CAN_MCR_FRZ_MASK)
#define CAN_MCR_FRZ CAN_MCR_FRZ_MASK
#define CAN_MCR_MDIS_MASK (0x80000000U)
#define CAN_MCR_MDIS_SHIFT (31U)
#define CAN_MCR_MDIS_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_MDIS_SHIFT)) & CAN_MCR_MDIS_MASK)
#define CAN_MCR_MDIS CAN_MCR_MDIS_MASK
/*! @name CTRL1 - Control 1 register */
#define CAN_CTRL1_PROPSEG_MASK (0x7U)
#define CAN_CTRL1_PROPSEG_SHIFT (0U)
#define CAN_CTRL1_PROPSEG_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_PROPSEG_SHIFT)) & CAN_CTRL1_PROPSEG_MASK)
#define CAN_CTRL1_PROPSEG CAN_CTRL1_PROPSEG_MASK
#define CAN_CTRL1_LOM_MASK (0x8U)
#define CAN_CTRL1_LOM_SHIFT (3U)
#define CAN_CTRL1_LOM_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_LOM_SHIFT)) & CAN_CTRL1_LOM_MASK)
#define CAN_CTRL1_LOM CAN_CTRL1_LOM_MASK
#define CAN_CTRL1_LBUF_MASK (0x10U)
#define CAN_CTRL1_LBUF_SHIFT (4U)
#define CAN_CTRL1_LBUF_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_LBUF_SHIFT)) & CAN_CTRL1_LBUF_MASK)
#define CAN_CTRL1_LBUF CAN_CTRL1_LBUF_MASK
#define CAN_CTRL1_TSYN_MASK (0x20U)
#define CAN_CTRL1_TSYN_SHIFT (5U)
#define CAN_CTRL1_TSYN_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_TSYN_SHIFT)) & CAN_CTRL1_TSYN_MASK)
#define CAN_CTRL1_TSYN CAN_CTRL1_TSYN_MASK
#define CAN_CTRL1_BOFFREC_MASK (0x40U)
#define CAN_CTRL1_BOFFREC_SHIFT (6U)
#define CAN_CTRL1_BOFFREC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_BOFFREC_SHIFT)) & CAN_CTRL1_BOFFREC_MASK)
#define CAN_CTRL1_BOFFREC CAN_CTRL1_BOFFREC_MASK
#define CAN_CTRL1_SMP_MASK (0x80U)
#define CAN_CTRL1_SMP_SHIFT (7U)
#define CAN_CTRL1_SMP_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_SMP_SHIFT)) & CAN_CTRL1_SMP_MASK)
#define CAN_CTRL1_SMP CAN_CTRL1_SMP_MASK
#define CAN_CTRL1_RWRNMSK_MASK (0x400U)
#define CAN_CTRL1_RWRNMSK_SHIFT (10U)
#define CAN_CTRL1_RWRNMSK_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_RWRNMSK_SHIFT)) & CAN_CTRL1_RWRNMSK_MASK)
#define CAN_CTRL1_RWRNMSK CAN_CTRL1_RWRNMSK_MASK
#define CAN_CTRL1_TWRNMSK_MASK (0x800U)
#define CAN_CTRL1_TWRNMSK_SHIFT (11U)
#define CAN_CTRL1_TWRNMSK_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_TWRNMSK_SHIFT)) & CAN_CTRL1_TWRNMSK_MASK)
#define CAN_CTRL1_TWRNMSK CAN_CTRL1_TWRNMSK_MASK
#define CAN_CTRL1_LPB_MASK (0x1000U)
#define CAN_CTRL1_LPB_SHIFT (12U)
#define CAN_CTRL1_LPB_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_LPB_SHIFT)) & CAN_CTRL1_LPB_MASK)
#define CAN_CTRL1_LPB CAN_CTRL1_LPB_MASK
#define CAN_CTRL1_CLKSRC_MASK (0x2000U)
#define CAN_CTRL1_CLKSRC_SHIFT (13U)
#define CAN_CTRL1_CLKSRC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_CLKSRC_SHIFT)) & CAN_CTRL1_CLKSRC_MASK)
#define CAN_CTRL1_CLKSRC CAN_CTRL1_CLKSRC_MASK
#define CAN_CTRL1_ERRMSK_MASK (0x4000U)
#define CAN_CTRL1_ERRMSK_SHIFT (14U)
#define CAN_CTRL1_ERRMSK_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_ERRMSK_SHIFT)) & CAN_CTRL1_ERRMSK_MASK)
#define CAN_CTRL1_ERRMSK CAN_CTRL1_ERRMSK_MASK
#define CAN_CTRL1_BOFFMSK_MASK (0x8000U)
#define CAN_CTRL1_BOFFMSK_SHIFT (15U)
#define CAN_CTRL1_BOFFMSK_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_BOFFMSK_SHIFT)) & CAN_CTRL1_BOFFMSK_MASK)
#define CAN_CTRL1_BOFFMSK CAN_CTRL1_BOFFMSK_MASK
#define CAN_CTRL1_PSEG2_MASK (0x70000U)
#define CAN_CTRL1_PSEG2_SHIFT (16U)
#define CAN_CTRL1_PSEG2_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_PSEG2_SHIFT)) & CAN_CTRL1_PSEG2_MASK)
#define CAN_CTRL1_PSEG2 CAN_CTRL1_PSEG2_MASK
#define CAN_CTRL1_PSEG1_MASK (0x380000U)
#define CAN_CTRL1_PSEG1_SHIFT (19U)
#define CAN_CTRL1_PSEG1_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_PSEG1_SHIFT)) & CAN_CTRL1_PSEG1_MASK)
#define CAN_CTRL1_PSEG1 CAN_CTRL1_PSEG1_MASK
#define CAN_CTRL1_RJW_MASK (0xC00000U)
#define CAN_CTRL1_RJW_SHIFT (22U)
#define CAN_CTRL1_RJW_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_RJW_SHIFT)) & CAN_CTRL1_RJW_MASK)
#define CAN_CTRL1_RJW CAN_CTRL1_RJW_MASK
#define CAN_CTRL1_PRESDIV_MASK (0xFF000000U)
#define CAN_CTRL1_PRESDIV_SHIFT (24U)
#define CAN_CTRL1_PRESDIV_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_PRESDIV_SHIFT)) & CAN_CTRL1_PRESDIV_MASK)
#define CAN_CTRL1_PRESDIV CAN_CTRL1_PRESDIV_MASK
/*! @name TIMER - Free Running Timer */
#define CAN_TIMER_TIMER_MASK (0xFFFFU)
#define CAN_TIMER_TIMER_SHIFT (0U)
#define CAN_TIMER_TIMER_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_TIMER_TIMER_SHIFT)) & CAN_TIMER_TIMER_MASK)
#define CAN_TIMER_TIMER CAN_TIMER_TIMER_MASK
/*! @name RXMGMASK - Rx Mailboxes Global Mask Register */
#define CAN_RXMGMASK_MG_MASK (0xFFFFFFFFU)
#define CAN_RXMGMASK_MG_SHIFT (0U)
#define CAN_RXMGMASK_MG_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_RXMGMASK_MG_SHIFT)) & CAN_RXMGMASK_MG_MASK)
#define CAN_RXMGMASK_MG CAN_RXMGMASK_MG_MASK
/*! @name RX14MASK - Rx 14 Mask register */
#define CAN_RX14MASK_RX14M_MASK (0xFFFFFFFFU)
#define CAN_RX14MASK_RX14M_SHIFT (0U)
#define CAN_RX14MASK_RX14M_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_RX14MASK_RX14M_SHIFT)) & CAN_RX14MASK_RX14M_MASK)
#define CAN_RX14MASK_RX14M CAN_RX14MASK_RX14M_MASK
/*! @name RX15MASK - Rx 15 Mask register */
#define CAN_RX15MASK_RX15M_MASK (0xFFFFFFFFU)
#define CAN_RX15MASK_RX15M_SHIFT (0U)
#define CAN_RX15MASK_RX15M_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_RX15MASK_RX15M_SHIFT)) & CAN_RX15MASK_RX15M_MASK)
#define CAN_RX15MASK_RX15M CAN_RX15MASK_RX15M_MASK
/*! @name ECR - Error Counter */
#define CAN_ECR_TXERRCNT_MASK (0xFFU)
#define CAN_ECR_TXERRCNT_SHIFT (0U)
#define CAN_ECR_TXERRCNT_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ECR_TXERRCNT_SHIFT)) & CAN_ECR_TXERRCNT_MASK)
#define CAN_ECR_TXERRCNT CAN_ECR_TXERRCNT_MASK
#define CAN_ECR_RXERRCNT_MASK (0xFF00U)
#define CAN_ECR_RXERRCNT_SHIFT (8U)
#define CAN_ECR_RXERRCNT_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ECR_RXERRCNT_SHIFT)) & CAN_ECR_RXERRCNT_MASK)
#define CAN_ECR_RXERRCNT CAN_ECR_RXERRCNT_MASK
/*! @name ESR1 - Error and Status 1 register */
#define CAN_ESR1_WAKINT_MASK (0x1U)
#define CAN_ESR1_WAKINT_SHIFT (0U)
#define CAN_ESR1_WAKINT_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_WAKINT_SHIFT)) & CAN_ESR1_WAKINT_MASK)
#define CAN_ESR1_WAKINT CAN_ESR1_WAKINT_MASK
#define CAN_ESR1_ERRINT_MASK (0x2U)
#define CAN_ESR1_ERRINT_SHIFT (1U)
#define CAN_ESR1_ERRINT_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_ERRINT_SHIFT)) & CAN_ESR1_ERRINT_MASK)
#define CAN_ESR1_ERRINT CAN_ESR1_ERRINT_MASK
#define CAN_ESR1_BOFFINT_MASK (0x4U)
#define CAN_ESR1_BOFFINT_SHIFT (2U)
#define CAN_ESR1_BOFFINT_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_BOFFINT_SHIFT)) & CAN_ESR1_BOFFINT_MASK)
#define CAN_ESR1_BOFFINT CAN_ESR1_BOFFINT_MASK
#define CAN_ESR1_RX_MASK (0x8U)
#define CAN_ESR1_RX_SHIFT (3U)
#define CAN_ESR1_RX_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_RX_SHIFT)) & CAN_ESR1_RX_MASK)
#define CAN_ESR1_RX CAN_ESR1_RX_MASK
#define CAN_ESR1_FLTCONF_MASK (0x30U)
#define CAN_ESR1_FLTCONF_SHIFT (4U)
#define CAN_ESR1_FLTCONF_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_FLTCONF_SHIFT)) & CAN_ESR1_FLTCONF_MASK)
#define CAN_ESR1_FLTCONF CAN_ESR1_FLTCONF_MASK
#define CAN_ESR1_TX_MASK (0x40U)
#define CAN_ESR1_TX_SHIFT (6U)
#define CAN_ESR1_TX_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_TX_SHIFT)) & CAN_ESR1_TX_MASK)
#define CAN_ESR1_TX CAN_ESR1_TX_MASK
#define CAN_ESR1_IDLE_MASK (0x80U)
#define CAN_ESR1_IDLE_SHIFT (7U)
#define CAN_ESR1_IDLE_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_IDLE_SHIFT)) & CAN_ESR1_IDLE_MASK)
#define CAN_ESR1_IDLE CAN_ESR1_IDLE_MASK
#define CAN_ESR1_RXWRN_MASK (0x100U)
#define CAN_ESR1_RXWRN_SHIFT (8U)
#define CAN_ESR1_RXWRN_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_RXWRN_SHIFT)) & CAN_ESR1_RXWRN_MASK)
#define CAN_ESR1_RXWRN CAN_ESR1_RXWRN_MASK
#define CAN_ESR1_TXWRN_MASK (0x200U)
#define CAN_ESR1_TXWRN_SHIFT (9U)
#define CAN_ESR1_TXWRN_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_TXWRN_SHIFT)) & CAN_ESR1_TXWRN_MASK)
#define CAN_ESR1_TXWRN CAN_ESR1_TXWRN_MASK
#define CAN_ESR1_STFERR_MASK (0x400U)
#define CAN_ESR1_STFERR_SHIFT (10U)
#define CAN_ESR1_STFERR_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_STFERR_SHIFT)) & CAN_ESR1_STFERR_MASK)
#define CAN_ESR1_STFERR CAN_ESR1_STFERR_MASK
#define CAN_ESR1_FRMERR_MASK (0x800U)
#define CAN_ESR1_FRMERR_SHIFT (11U)
#define CAN_ESR1_FRMERR_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_FRMERR_SHIFT)) & CAN_ESR1_FRMERR_MASK)
#define CAN_ESR1_FRMERR CAN_ESR1_FRMERR_MASK
#define CAN_ESR1_CRCERR_MASK (0x1000U)
#define CAN_ESR1_CRCERR_SHIFT (12U)
#define CAN_ESR1_CRCERR_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_CRCERR_SHIFT)) & CAN_ESR1_CRCERR_MASK)
#define CAN_ESR1_CRCERR CAN_ESR1_CRCERR_MASK
#define CAN_ESR1_ACKERR_MASK (0x2000U)
#define CAN_ESR1_ACKERR_SHIFT (13U)
#define CAN_ESR1_ACKERR_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_ACKERR_SHIFT)) & CAN_ESR1_ACKERR_MASK)
#define CAN_ESR1_ACKERR CAN_ESR1_ACKERR_MASK
#define CAN_ESR1_BIT0ERR_MASK (0x4000U)
#define CAN_ESR1_BIT0ERR_SHIFT (14U)
#define CAN_ESR1_BIT0ERR_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_BIT0ERR_SHIFT)) & CAN_ESR1_BIT0ERR_MASK)
#define CAN_ESR1_BIT0ERR CAN_ESR1_BIT0ERR_MASK
#define CAN_ESR1_BIT1ERR_MASK (0x8000U)
#define CAN_ESR1_BIT1ERR_SHIFT (15U)
#define CAN_ESR1_BIT1ERR_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_BIT1ERR_SHIFT)) & CAN_ESR1_BIT1ERR_MASK)
#define CAN_ESR1_BIT1ERR CAN_ESR1_BIT1ERR_MASK
#define CAN_ESR1_RWRNINT_MASK (0x10000U)
#define CAN_ESR1_RWRNINT_SHIFT (16U)
#define CAN_ESR1_RWRNINT_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_RWRNINT_SHIFT)) & CAN_ESR1_RWRNINT_MASK)
#define CAN_ESR1_RWRNINT CAN_ESR1_RWRNINT_MASK
#define CAN_ESR1_TWRNINT_MASK (0x20000U)
#define CAN_ESR1_TWRNINT_SHIFT (17U)
#define CAN_ESR1_TWRNINT_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_TWRNINT_SHIFT)) & CAN_ESR1_TWRNINT_MASK)
#define CAN_ESR1_TWRNINT CAN_ESR1_TWRNINT_MASK
#define CAN_ESR1_SYNCH_MASK (0x40000U)
#define CAN_ESR1_SYNCH_SHIFT (18U)
#define CAN_ESR1_SYNCH_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_SYNCH_SHIFT)) & CAN_ESR1_SYNCH_MASK)
#define CAN_ESR1_SYNCH CAN_ESR1_SYNCH_MASK
/*! @name IMASK1 - Interrupt Masks 1 register */
#define CAN_IMASK1_BUFLM_MASK (0xFFFFFFFFU)
#define CAN_IMASK1_BUFLM_SHIFT (0U)
#define CAN_IMASK1_BUFLM_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_IMASK1_BUFLM_SHIFT)) & CAN_IMASK1_BUFLM_MASK)
#define CAN_IMASK1_BUFLM CAN_IMASK1_BUFLM_MASK
/*! @name IFLAG1 - Interrupt Flags 1 register */
#define CAN_IFLAG1_BUF0I_MASK (0x1U)
#define CAN_IFLAG1_BUF0I_SHIFT (0U)
#define CAN_IFLAG1_BUF0I_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_IFLAG1_BUF0I_SHIFT)) & CAN_IFLAG1_BUF0I_MASK)
#define CAN_IFLAG1_BUF0I CAN_IFLAG1_BUF0I_MASK
#define CAN_IFLAG1_BUF4TO1I_MASK (0x1EU)
#define CAN_IFLAG1_BUF4TO1I_SHIFT (1U)
#define CAN_IFLAG1_BUF4TO1I_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_IFLAG1_BUF4TO1I_SHIFT)) & CAN_IFLAG1_BUF4TO1I_MASK)
#define CAN_IFLAG1_BUF4TO1I CAN_IFLAG1_BUF4TO1I_MASK
#define CAN_IFLAG1_BUF5I_MASK (0x20U)
#define CAN_IFLAG1_BUF5I_SHIFT (5U)
#define CAN_IFLAG1_BUF5I_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_IFLAG1_BUF5I_SHIFT)) & CAN_IFLAG1_BUF5I_MASK)
#define CAN_IFLAG1_BUF5I CAN_IFLAG1_BUF5I_MASK
#define CAN_IFLAG1_BUF6I_MASK (0x40U)
#define CAN_IFLAG1_BUF6I_SHIFT (6U)
#define CAN_IFLAG1_BUF6I_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_IFLAG1_BUF6I_SHIFT)) & CAN_IFLAG1_BUF6I_MASK)
#define CAN_IFLAG1_BUF6I CAN_IFLAG1_BUF6I_MASK
#define CAN_IFLAG1_BUF7I_MASK (0x80U)
#define CAN_IFLAG1_BUF7I_SHIFT (7U)
#define CAN_IFLAG1_BUF7I_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_IFLAG1_BUF7I_SHIFT)) & CAN_IFLAG1_BUF7I_MASK)
#define CAN_IFLAG1_BUF7I CAN_IFLAG1_BUF7I_MASK
#define CAN_IFLAG1_BUF31TO8I_MASK (0xFFFFFF00U)
#define CAN_IFLAG1_BUF31TO8I_SHIFT (8U)
#define CAN_IFLAG1_BUF31TO8I_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_IFLAG1_BUF31TO8I_SHIFT)) & CAN_IFLAG1_BUF31TO8I_MASK)
#define CAN_IFLAG1_BUF31TO8I CAN_IFLAG1_BUF31TO8I_MASK
/*! @name CTRL2 - Control 2 register */
#define CAN_CTRL2_EACEN_MASK (0x10000U)
#define CAN_CTRL2_EACEN_SHIFT (16U)
#define CAN_CTRL2_EACEN_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL2_EACEN_SHIFT)) & CAN_CTRL2_EACEN_MASK)
#define CAN_CTRL2_EACEN CAN_CTRL2_EACEN_MASK
#define CAN_CTRL2_RRS_MASK (0x20000U)
#define CAN_CTRL2_RRS_SHIFT (17U)
#define CAN_CTRL2_RRS_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL2_RRS_SHIFT)) & CAN_CTRL2_RRS_MASK)
#define CAN_CTRL2_RRS CAN_CTRL2_RRS_MASK
#define CAN_CTRL2_MRP_MASK (0x40000U)
#define CAN_CTRL2_MRP_SHIFT (18U)
#define CAN_CTRL2_MRP_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL2_MRP_SHIFT)) & CAN_CTRL2_MRP_MASK)
#define CAN_CTRL2_MRP CAN_CTRL2_MRP_MASK
#define CAN_CTRL2_TASD_MASK (0xF80000U)
#define CAN_CTRL2_TASD_SHIFT (19U)
#define CAN_CTRL2_TASD_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL2_TASD_SHIFT)) & CAN_CTRL2_TASD_MASK)
#define CAN_CTRL2_TASD CAN_CTRL2_TASD_MASK
#define CAN_CTRL2_RFFN_MASK (0xF000000U)
#define CAN_CTRL2_RFFN_SHIFT (24U)
#define CAN_CTRL2_RFFN_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL2_RFFN_SHIFT)) & CAN_CTRL2_RFFN_MASK)
#define CAN_CTRL2_RFFN CAN_CTRL2_RFFN_MASK
#define CAN_CTRL2_WRMFRZ_MASK (0x10000000U)
#define CAN_CTRL2_WRMFRZ_SHIFT (28U)
#define CAN_CTRL2_WRMFRZ_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL2_WRMFRZ_SHIFT)) & CAN_CTRL2_WRMFRZ_MASK)
#define CAN_CTRL2_WRMFRZ CAN_CTRL2_WRMFRZ_MASK
/*! @name ESR2 - Error and Status 2 register */
#define CAN_ESR2_IMB_MASK (0x2000U)
#define CAN_ESR2_IMB_SHIFT (13U)
#define CAN_ESR2_IMB_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR2_IMB_SHIFT)) & CAN_ESR2_IMB_MASK)
#define CAN_ESR2_IMB CAN_ESR2_IMB_MASK
#define CAN_ESR2_VPS_MASK (0x4000U)
#define CAN_ESR2_VPS_SHIFT (14U)
#define CAN_ESR2_VPS_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR2_VPS_SHIFT)) & CAN_ESR2_VPS_MASK)
#define CAN_ESR2_VPS CAN_ESR2_VPS_MASK
#define CAN_ESR2_LPTM_MASK (0x7F0000U)
#define CAN_ESR2_LPTM_SHIFT (16U)
#define CAN_ESR2_LPTM_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR2_LPTM_SHIFT)) & CAN_ESR2_LPTM_MASK)
#define CAN_ESR2_LPTM CAN_ESR2_LPTM_MASK
/*! @name CRCR - CRC Register */
#define CAN_CRCR_TXCRC_MASK (0x7FFFU)
#define CAN_CRCR_TXCRC_SHIFT (0U)
#define CAN_CRCR_TXCRC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CRCR_TXCRC_SHIFT)) & CAN_CRCR_TXCRC_MASK)
#define CAN_CRCR_TXCRC CAN_CRCR_TXCRC_MASK
#define CAN_CRCR_MBCRC_MASK (0x7F0000U)
#define CAN_CRCR_MBCRC_SHIFT (16U)
#define CAN_CRCR_MBCRC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CRCR_MBCRC_SHIFT)) & CAN_CRCR_MBCRC_MASK)
#define CAN_CRCR_MBCRC CAN_CRCR_MBCRC_MASK
/*! @name RXFGMASK - Rx FIFO Global Mask register */
#define CAN_RXFGMASK_FGM_MASK (0xFFFFFFFFU)
#define CAN_RXFGMASK_FGM_SHIFT (0U)
#define CAN_RXFGMASK_FGM_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_RXFGMASK_FGM_SHIFT)) & CAN_RXFGMASK_FGM_MASK)
#define CAN_RXFGMASK_FGM CAN_RXFGMASK_FGM_MASK
/*! @name RXFIR - Rx FIFO Information Register */
#define CAN_RXFIR_IDHIT_MASK (0x1FFU)
#define CAN_RXFIR_IDHIT_SHIFT (0U)
#define CAN_RXFIR_IDHIT_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_RXFIR_IDHIT_SHIFT)) & CAN_RXFIR_IDHIT_MASK)
#define CAN_RXFIR_IDHIT CAN_RXFIR_IDHIT_MASK
/*! @name CS - Message Buffer 0 CS Register..Message Buffer 15 CS Register */
#define CAN_CS_TIME_STAMP_MASK (0xFFFFU)
#define CAN_CS_TIME_STAMP_SHIFT (0U)
#define CAN_CS_TIME_STAMP_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CS_TIME_STAMP_SHIFT)) & CAN_CS_TIME_STAMP_MASK)
#define CAN_CS_TIME_STAMP CAN_CS_TIME_STAMP_MASK
#define CAN_CS_DLC_MASK (0xF0000U)
#define CAN_CS_DLC_SHIFT (16U)
#define CAN_CS_DLC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CS_DLC_SHIFT)) & CAN_CS_DLC_MASK)
#define CAN_CS_DLC CAN_CS_DLC_MASK
#define CAN_CS_RTR_MASK (0x100000U)
#define CAN_CS_RTR_SHIFT (20U)
#define CAN_CS_RTR_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CS_RTR_SHIFT)) & CAN_CS_RTR_MASK)
#define CAN_CS_RTR CAN_CS_RTR_MASK
#define CAN_CS_IDE_MASK (0x200000U)
#define CAN_CS_IDE_SHIFT (21U)
#define CAN_CS_IDE_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CS_IDE_SHIFT)) & CAN_CS_IDE_MASK)
#define CAN_CS_IDE CAN_CS_IDE_MASK
#define CAN_CS_SRR_MASK (0x400000U)
#define CAN_CS_SRR_SHIFT (22U)
#define CAN_CS_SRR_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CS_SRR_SHIFT)) & CAN_CS_SRR_MASK)
#define CAN_CS_SRR CAN_CS_SRR_MASK
#define CAN_CS_CODE_MASK (0xF000000U)
#define CAN_CS_CODE_SHIFT (24U)
#define CAN_CS_CODE_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_CS_CODE_SHIFT)) & CAN_CS_CODE_MASK)
#define CAN_CS_CODE CAN_CS_CODE_MASK
/* The count of CAN_CS */
#define CAN_CS_COUNT (16U)
/*! @name ID - Message Buffer 0 ID Register..Message Buffer 15 ID Register */
#define CAN_ID_EXT_MASK (0x3FFFFU)
#define CAN_ID_EXT_SHIFT (0U)
#define CAN_ID_EXT_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ID_EXT_SHIFT)) & CAN_ID_EXT_MASK)
#define CAN_ID_EXT CAN_ID_EXT_MASK
#define CAN_ID_STD_MASK (0x1FFC0000U)
#define CAN_ID_STD_SHIFT (18U)
#define CAN_ID_STD_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ID_STD_SHIFT)) & CAN_ID_STD_MASK)
#define CAN_ID_STD CAN_ID_STD_MASK
#define CAN_ID_PRIO_MASK (0xE0000000U)
#define CAN_ID_PRIO_SHIFT (29U)
#define CAN_ID_PRIO_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_ID_PRIO_SHIFT)) & CAN_ID_PRIO_MASK)
#define CAN_ID_PRIO CAN_ID_PRIO_MASK
/* The count of CAN_ID */
#define CAN_ID_COUNT (16U)
/*! @name WORD0 - Message Buffer 0 WORD0 Register..Message Buffer 15 WORD0 Register */
#define CAN_WORD0_DATA_BYTE_3_MASK (0xFFU)
#define CAN_WORD0_DATA_BYTE_3_SHIFT (0U)
#define CAN_WORD0_DATA_BYTE_3_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_WORD0_DATA_BYTE_3_SHIFT)) & CAN_WORD0_DATA_BYTE_3_MASK)
#define CAN_WORD0_DATA_BYTE_3 CAN_WORD0_DATA_BYTE_3_MASK
#define CAN_WORD0_DATA_BYTE_2_MASK (0xFF00U)
#define CAN_WORD0_DATA_BYTE_2_SHIFT (8U)
#define CAN_WORD0_DATA_BYTE_2_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_WORD0_DATA_BYTE_2_SHIFT)) & CAN_WORD0_DATA_BYTE_2_MASK)
#define CAN_WORD0_DATA_BYTE_2 CAN_WORD0_DATA_BYTE_2_MASK
#define CAN_WORD0_DATA_BYTE_1_MASK (0xFF0000U)
#define CAN_WORD0_DATA_BYTE_1_SHIFT (16U)
#define CAN_WORD0_DATA_BYTE_1_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_WORD0_DATA_BYTE_1_SHIFT)) & CAN_WORD0_DATA_BYTE_1_MASK)
#define CAN_WORD0_DATA_BYTE_1 CAN_WORD0_DATA_BYTE_1_MASK
#define CAN_WORD0_DATA_BYTE_0_MASK (0xFF000000U)
#define CAN_WORD0_DATA_BYTE_0_SHIFT (24U)
#define CAN_WORD0_DATA_BYTE_0_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_WORD0_DATA_BYTE_0_SHIFT)) & CAN_WORD0_DATA_BYTE_0_MASK)
#define CAN_WORD0_DATA_BYTE_0 CAN_WORD0_DATA_BYTE_0_MASK
/* The count of CAN_WORD0 */
#define CAN_WORD0_COUNT (16U)
/*! @name WORD1 - Message Buffer 0 WORD1 Register..Message Buffer 15 WORD1 Register */
#define CAN_WORD1_DATA_BYTE_7_MASK (0xFFU)
#define CAN_WORD1_DATA_BYTE_7_SHIFT (0U)
#define CAN_WORD1_DATA_BYTE_7_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_WORD1_DATA_BYTE_7_SHIFT)) & CAN_WORD1_DATA_BYTE_7_MASK)
#define CAN_WORD1_DATA_BYTE_7 CAN_WORD1_DATA_BYTE_7_MASK
#define CAN_WORD1_DATA_BYTE_6_MASK (0xFF00U)
#define CAN_WORD1_DATA_BYTE_6_SHIFT (8U)
#define CAN_WORD1_DATA_BYTE_6_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_WORD1_DATA_BYTE_6_SHIFT)) & CAN_WORD1_DATA_BYTE_6_MASK)
#define CAN_WORD1_DATA_BYTE_6 CAN_WORD1_DATA_BYTE_6_MASK
#define CAN_WORD1_DATA_BYTE_5_MASK (0xFF0000U)
#define CAN_WORD1_DATA_BYTE_5_SHIFT (16U)
#define CAN_WORD1_DATA_BYTE_5_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_WORD1_DATA_BYTE_5_SHIFT)) & CAN_WORD1_DATA_BYTE_5_MASK)
#define CAN_WORD1_DATA_BYTE_5 CAN_WORD1_DATA_BYTE_5_MASK
#define CAN_WORD1_DATA_BYTE_4_MASK (0xFF000000U)
#define CAN_WORD1_DATA_BYTE_4_SHIFT (24U)
#define CAN_WORD1_DATA_BYTE_4_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_WORD1_DATA_BYTE_4_SHIFT)) & CAN_WORD1_DATA_BYTE_4_MASK)
#define CAN_WORD1_DATA_BYTE_4 CAN_WORD1_DATA_BYTE_4_MASK
/* The count of CAN_WORD1 */
#define CAN_WORD1_COUNT (16U)
/*! @name RXIMR - Rx Individual Mask Registers */
#define CAN_RXIMR_MI_MASK (0xFFFFFFFFU)
#define CAN_RXIMR_MI_SHIFT (0U)
#define CAN_RXIMR_MI_SET(x) (((uint32_t)(((uint32_t)(x)) << CAN_RXIMR_MI_SHIFT)) & CAN_RXIMR_MI_MASK)
#define CAN_RXIMR_MI CAN_RXIMR_MI_MASK
/* The count of CAN_RXIMR */
#define CAN_RXIMR_COUNT (16U)
/*!
* @}
*/ /* end of group CAN_Register_Masks */
/* CAN - Peripheral instance base addresses */
/** Peripheral CAN0 base address */
#define CAN0_BASE (0x40024000u)
/** Peripheral CAN0 base pointer */
#define CAN0 ((CAN_TypeDef *)CAN0_BASE)
/** Peripheral CAN1 base address */
#define CAN1_BASE (0x400A4000u)
/** Peripheral CAN1 base pointer */
#define CAN1 ((CAN_TypeDef *)CAN1_BASE)
/** Array initializer of CAN peripheral base addresses */
#define CAN_BASE_ADDRS { CAN0_BASE, CAN1_BASE }
/** Array initializer of CAN peripheral base pointers */
#define CAN_BASE_PTRS { CAN0, CAN1 }
/** Interrupt vectors for the CAN peripheral type */
#define CAN_Rx_Warning_IRQS { CAN0_Rx_Warning_IRQn, CAN1_Rx_Warning_IRQn }
#define CAN_Tx_Warning_IRQS { CAN0_Tx_Warning_IRQn, CAN1_Tx_Warning_IRQn }
#define CAN_Wake_Up_IRQS { CAN0_Wake_Up_IRQn, CAN1_Wake_Up_IRQn }
#define CAN_Error_IRQS { CAN0_Error_IRQn, CAN1_Error_IRQn }
#define CAN_Bus_Off_IRQS { CAN0_Bus_Off_IRQn, CAN1_Bus_Off_IRQn }
#define CAN_ORed_Message_buffer_IRQS { CAN0_ORed_Message_buffer_IRQn, CAN1_ORed_Message_buffer_IRQn }
/*!
* @}
*/ /* end of group CAN_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- CAU Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup CAU_Peripheral_Access_Layer CAU Peripheral Access Layer
* @{
*/
/** CAU - Register Layout Typedef */
typedef struct {
__O uint32_t DIRECT[16]; /**< Direct access register 0..Direct access register 15, array offset: 0x0, array step: 0x4 */
uint8_t RESERVED_0[2048];
__O uint32_t LDR_CASR; /**< Status register - Load Register command, offset: 0x840 */
__O uint32_t LDR_CAA; /**< Accumulator register - Load Register command, offset: 0x844 */
__O uint32_t LDR_CA[9]; /**< General Purpose Register 0 - Load Register command..General Purpose Register 8 - Load Register command, array offset: 0x848, array step: 0x4 */
uint8_t RESERVED_1[20];
__I uint32_t STR_CASR; /**< Status register - Store Register command, offset: 0x880 */
__I uint32_t STR_CAA; /**< Accumulator register - Store Register command, offset: 0x884 */
__I uint32_t STR_CA[9]; /**< General Purpose Register 0 - Store Register command..General Purpose Register 8 - Store Register command, array offset: 0x888, array step: 0x4 */
uint8_t RESERVED_2[20];
__O uint32_t ADR_CASR; /**< Status register - Add Register command, offset: 0x8C0 */
__O uint32_t ADR_CAA; /**< Accumulator register - Add to register command, offset: 0x8C4 */
__O uint32_t ADR_CA[9]; /**< General Purpose Register 0 - Add to register command..General Purpose Register 8 - Add to register command, array offset: 0x8C8, array step: 0x4 */
uint8_t RESERVED_3[20];
__O uint32_t RADR_CASR; /**< Status register - Reverse and Add to Register command, offset: 0x900 */
__O uint32_t RADR_CAA; /**< Accumulator register - Reverse and Add to Register command, offset: 0x904 */
__O uint32_t RADR_CA[9]; /**< General Purpose Register 0 - Reverse and Add to Register command..General Purpose Register 8 - Reverse and Add to Register command, array offset: 0x908, array step: 0x4 */
uint8_t RESERVED_4[84];
__O uint32_t XOR_CASR; /**< Status register - Exclusive Or command, offset: 0x980 */
__O uint32_t XOR_CAA; /**< Accumulator register - Exclusive Or command, offset: 0x984 */
__O uint32_t XOR_CA[9]; /**< General Purpose Register 0 - Exclusive Or command..General Purpose Register 8 - Exclusive Or command, array offset: 0x988, array step: 0x4 */
uint8_t RESERVED_5[20];
__O uint32_t ROTL_CASR; /**< Status register - Rotate Left command, offset: 0x9C0 */
__O uint32_t ROTL_CAA; /**< Accumulator register - Rotate Left command, offset: 0x9C4 */
__O uint32_t ROTL_CA[9]; /**< General Purpose Register 0 - Rotate Left command..General Purpose Register 8 - Rotate Left command, array offset: 0x9C8, array step: 0x4 */
uint8_t RESERVED_6[276];
__O uint32_t AESC_CASR; /**< Status register - AES Column Operation command, offset: 0xB00 */
__O uint32_t AESC_CAA; /**< Accumulator register - AES Column Operation command, offset: 0xB04 */
__O uint32_t AESC_CA[9]; /**< General Purpose Register 0 - AES Column Operation command..General Purpose Register 8 - AES Column Operation command, array offset: 0xB08, array step: 0x4 */
uint8_t RESERVED_7[20];
__O uint32_t AESIC_CASR; /**< Status register - AES Inverse Column Operation command, offset: 0xB40 */
__O uint32_t AESIC_CAA; /**< Accumulator register - AES Inverse Column Operation command, offset: 0xB44 */
__O uint32_t AESIC_CA[9]; /**< General Purpose Register 0 - AES Inverse Column Operation command..General Purpose Register 8 - AES Inverse Column Operation command, array offset: 0xB48, array step: 0x4 */
} CAU_TypeDef;
/* ----------------------------------------------------------------------------
-- CAU Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup CAU_Register_Masks CAU Register Masks
* @{
*/
/*! @name DIRECT - Direct access register 0..Direct access register 15 */
#define CAU_DIRECT_CAU_DIRECT0_MASK (0xFFFFFFFFU)
#define CAU_DIRECT_CAU_DIRECT0_SHIFT (0U)
#define CAU_DIRECT_CAU_DIRECT0_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_DIRECT_CAU_DIRECT0_SHIFT)) & CAU_DIRECT_CAU_DIRECT0_MASK)
#define CAU_DIRECT_CAU_DIRECT0 CAU_DIRECT_CAU_DIRECT0_MASK
#define CAU_DIRECT_CAU_DIRECT1_MASK (0xFFFFFFFFU)
#define CAU_DIRECT_CAU_DIRECT1_SHIFT (0U)
#define CAU_DIRECT_CAU_DIRECT1_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_DIRECT_CAU_DIRECT1_SHIFT)) & CAU_DIRECT_CAU_DIRECT1_MASK)
#define CAU_DIRECT_CAU_DIRECT1 CAU_DIRECT_CAU_DIRECT1_MASK
#define CAU_DIRECT_CAU_DIRECT2_MASK (0xFFFFFFFFU)
#define CAU_DIRECT_CAU_DIRECT2_SHIFT (0U)
#define CAU_DIRECT_CAU_DIRECT2_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_DIRECT_CAU_DIRECT2_SHIFT)) & CAU_DIRECT_CAU_DIRECT2_MASK)
#define CAU_DIRECT_CAU_DIRECT2 CAU_DIRECT_CAU_DIRECT2_MASK
#define CAU_DIRECT_CAU_DIRECT3_MASK (0xFFFFFFFFU)
#define CAU_DIRECT_CAU_DIRECT3_SHIFT (0U)
#define CAU_DIRECT_CAU_DIRECT3_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_DIRECT_CAU_DIRECT3_SHIFT)) & CAU_DIRECT_CAU_DIRECT3_MASK)
#define CAU_DIRECT_CAU_DIRECT3 CAU_DIRECT_CAU_DIRECT3_MASK
#define CAU_DIRECT_CAU_DIRECT4_MASK (0xFFFFFFFFU)
#define CAU_DIRECT_CAU_DIRECT4_SHIFT (0U)
#define CAU_DIRECT_CAU_DIRECT4_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_DIRECT_CAU_DIRECT4_SHIFT)) & CAU_DIRECT_CAU_DIRECT4_MASK)
#define CAU_DIRECT_CAU_DIRECT4 CAU_DIRECT_CAU_DIRECT4_MASK
#define CAU_DIRECT_CAU_DIRECT5_MASK (0xFFFFFFFFU)
#define CAU_DIRECT_CAU_DIRECT5_SHIFT (0U)
#define CAU_DIRECT_CAU_DIRECT5_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_DIRECT_CAU_DIRECT5_SHIFT)) & CAU_DIRECT_CAU_DIRECT5_MASK)
#define CAU_DIRECT_CAU_DIRECT5 CAU_DIRECT_CAU_DIRECT5_MASK
#define CAU_DIRECT_CAU_DIRECT6_MASK (0xFFFFFFFFU)
#define CAU_DIRECT_CAU_DIRECT6_SHIFT (0U)
#define CAU_DIRECT_CAU_DIRECT6_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_DIRECT_CAU_DIRECT6_SHIFT)) & CAU_DIRECT_CAU_DIRECT6_MASK)
#define CAU_DIRECT_CAU_DIRECT6 CAU_DIRECT_CAU_DIRECT6_MASK
#define CAU_DIRECT_CAU_DIRECT7_MASK (0xFFFFFFFFU)
#define CAU_DIRECT_CAU_DIRECT7_SHIFT (0U)
#define CAU_DIRECT_CAU_DIRECT7_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_DIRECT_CAU_DIRECT7_SHIFT)) & CAU_DIRECT_CAU_DIRECT7_MASK)
#define CAU_DIRECT_CAU_DIRECT7 CAU_DIRECT_CAU_DIRECT7_MASK
#define CAU_DIRECT_CAU_DIRECT8_MASK (0xFFFFFFFFU)
#define CAU_DIRECT_CAU_DIRECT8_SHIFT (0U)
#define CAU_DIRECT_CAU_DIRECT8_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_DIRECT_CAU_DIRECT8_SHIFT)) & CAU_DIRECT_CAU_DIRECT8_MASK)
#define CAU_DIRECT_CAU_DIRECT8 CAU_DIRECT_CAU_DIRECT8_MASK
#define CAU_DIRECT_CAU_DIRECT9_MASK (0xFFFFFFFFU)
#define CAU_DIRECT_CAU_DIRECT9_SHIFT (0U)
#define CAU_DIRECT_CAU_DIRECT9_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_DIRECT_CAU_DIRECT9_SHIFT)) & CAU_DIRECT_CAU_DIRECT9_MASK)
#define CAU_DIRECT_CAU_DIRECT9 CAU_DIRECT_CAU_DIRECT9_MASK
#define CAU_DIRECT_CAU_DIRECT10_MASK (0xFFFFFFFFU)
#define CAU_DIRECT_CAU_DIRECT10_SHIFT (0U)
#define CAU_DIRECT_CAU_DIRECT10_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_DIRECT_CAU_DIRECT10_SHIFT)) & CAU_DIRECT_CAU_DIRECT10_MASK)
#define CAU_DIRECT_CAU_DIRECT10 CAU_DIRECT_CAU_DIRECT10_MASK
#define CAU_DIRECT_CAU_DIRECT11_MASK (0xFFFFFFFFU)
#define CAU_DIRECT_CAU_DIRECT11_SHIFT (0U)
#define CAU_DIRECT_CAU_DIRECT11_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_DIRECT_CAU_DIRECT11_SHIFT)) & CAU_DIRECT_CAU_DIRECT11_MASK)
#define CAU_DIRECT_CAU_DIRECT11 CAU_DIRECT_CAU_DIRECT11_MASK
#define CAU_DIRECT_CAU_DIRECT12_MASK (0xFFFFFFFFU)
#define CAU_DIRECT_CAU_DIRECT12_SHIFT (0U)
#define CAU_DIRECT_CAU_DIRECT12_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_DIRECT_CAU_DIRECT12_SHIFT)) & CAU_DIRECT_CAU_DIRECT12_MASK)
#define CAU_DIRECT_CAU_DIRECT12 CAU_DIRECT_CAU_DIRECT12_MASK
#define CAU_DIRECT_CAU_DIRECT13_MASK (0xFFFFFFFFU)
#define CAU_DIRECT_CAU_DIRECT13_SHIFT (0U)
#define CAU_DIRECT_CAU_DIRECT13_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_DIRECT_CAU_DIRECT13_SHIFT)) & CAU_DIRECT_CAU_DIRECT13_MASK)
#define CAU_DIRECT_CAU_DIRECT13 CAU_DIRECT_CAU_DIRECT13_MASK
#define CAU_DIRECT_CAU_DIRECT14_MASK (0xFFFFFFFFU)
#define CAU_DIRECT_CAU_DIRECT14_SHIFT (0U)
#define CAU_DIRECT_CAU_DIRECT14_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_DIRECT_CAU_DIRECT14_SHIFT)) & CAU_DIRECT_CAU_DIRECT14_MASK)
#define CAU_DIRECT_CAU_DIRECT14 CAU_DIRECT_CAU_DIRECT14_MASK
#define CAU_DIRECT_CAU_DIRECT15_MASK (0xFFFFFFFFU)
#define CAU_DIRECT_CAU_DIRECT15_SHIFT (0U)
#define CAU_DIRECT_CAU_DIRECT15_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_DIRECT_CAU_DIRECT15_SHIFT)) & CAU_DIRECT_CAU_DIRECT15_MASK)
#define CAU_DIRECT_CAU_DIRECT15 CAU_DIRECT_CAU_DIRECT15_MASK
/* The count of CAU_DIRECT */
#define CAU_DIRECT_COUNT (16U)
/*! @name LDR_CASR - Status register - Load Register command */
#define CAU_LDR_CASR_IC_MASK (0x1U)
#define CAU_LDR_CASR_IC_SHIFT (0U)
#define CAU_LDR_CASR_IC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_LDR_CASR_IC_SHIFT)) & CAU_LDR_CASR_IC_MASK)
#define CAU_LDR_CASR_IC CAU_LDR_CASR_IC_MASK
#define CAU_LDR_CASR_DPE_MASK (0x2U)
#define CAU_LDR_CASR_DPE_SHIFT (1U)
#define CAU_LDR_CASR_DPE_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_LDR_CASR_DPE_SHIFT)) & CAU_LDR_CASR_DPE_MASK)
#define CAU_LDR_CASR_DPE CAU_LDR_CASR_DPE_MASK
#define CAU_LDR_CASR_VER_MASK (0xF0000000U)
#define CAU_LDR_CASR_VER_SHIFT (28U)
#define CAU_LDR_CASR_VER_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_LDR_CASR_VER_SHIFT)) & CAU_LDR_CASR_VER_MASK)
#define CAU_LDR_CASR_VER CAU_LDR_CASR_VER_MASK
/*! @name LDR_CAA - Accumulator register - Load Register command */
#define CAU_LDR_CAA_ACC_MASK (0xFFFFFFFFU)
#define CAU_LDR_CAA_ACC_SHIFT (0U)
#define CAU_LDR_CAA_ACC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_LDR_CAA_ACC_SHIFT)) & CAU_LDR_CAA_ACC_MASK)
#define CAU_LDR_CAA_ACC CAU_LDR_CAA_ACC_MASK
/*! @name LDR_CA - General Purpose Register 0 - Load Register command..General Purpose Register 8 - Load Register command */
#define CAU_LDR_CA_CA0_MASK (0xFFFFFFFFU)
#define CAU_LDR_CA_CA0_SHIFT (0U)
#define CAU_LDR_CA_CA0_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_LDR_CA_CA0_SHIFT)) & CAU_LDR_CA_CA0_MASK)
#define CAU_LDR_CA_CA0 CAU_LDR_CA_CA0_MASK
#define CAU_LDR_CA_CA1_MASK (0xFFFFFFFFU)
#define CAU_LDR_CA_CA1_SHIFT (0U)
#define CAU_LDR_CA_CA1_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_LDR_CA_CA1_SHIFT)) & CAU_LDR_CA_CA1_MASK)
#define CAU_LDR_CA_CA1 CAU_LDR_CA_CA1_MASK
#define CAU_LDR_CA_CA2_MASK (0xFFFFFFFFU)
#define CAU_LDR_CA_CA2_SHIFT (0U)
#define CAU_LDR_CA_CA2_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_LDR_CA_CA2_SHIFT)) & CAU_LDR_CA_CA2_MASK)
#define CAU_LDR_CA_CA2 CAU_LDR_CA_CA2_MASK
#define CAU_LDR_CA_CA3_MASK (0xFFFFFFFFU)
#define CAU_LDR_CA_CA3_SHIFT (0U)
#define CAU_LDR_CA_CA3_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_LDR_CA_CA3_SHIFT)) & CAU_LDR_CA_CA3_MASK)
#define CAU_LDR_CA_CA3 CAU_LDR_CA_CA3_MASK
#define CAU_LDR_CA_CA4_MASK (0xFFFFFFFFU)
#define CAU_LDR_CA_CA4_SHIFT (0U)
#define CAU_LDR_CA_CA4_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_LDR_CA_CA4_SHIFT)) & CAU_LDR_CA_CA4_MASK)
#define CAU_LDR_CA_CA4 CAU_LDR_CA_CA4_MASK
#define CAU_LDR_CA_CA5_MASK (0xFFFFFFFFU)
#define CAU_LDR_CA_CA5_SHIFT (0U)
#define CAU_LDR_CA_CA5_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_LDR_CA_CA5_SHIFT)) & CAU_LDR_CA_CA5_MASK)
#define CAU_LDR_CA_CA5 CAU_LDR_CA_CA5_MASK
#define CAU_LDR_CA_CA6_MASK (0xFFFFFFFFU)
#define CAU_LDR_CA_CA6_SHIFT (0U)
#define CAU_LDR_CA_CA6_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_LDR_CA_CA6_SHIFT)) & CAU_LDR_CA_CA6_MASK)
#define CAU_LDR_CA_CA6 CAU_LDR_CA_CA6_MASK
#define CAU_LDR_CA_CA7_MASK (0xFFFFFFFFU)
#define CAU_LDR_CA_CA7_SHIFT (0U)
#define CAU_LDR_CA_CA7_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_LDR_CA_CA7_SHIFT)) & CAU_LDR_CA_CA7_MASK)
#define CAU_LDR_CA_CA7 CAU_LDR_CA_CA7_MASK
#define CAU_LDR_CA_CA8_MASK (0xFFFFFFFFU)
#define CAU_LDR_CA_CA8_SHIFT (0U)
#define CAU_LDR_CA_CA8_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_LDR_CA_CA8_SHIFT)) & CAU_LDR_CA_CA8_MASK)
#define CAU_LDR_CA_CA8 CAU_LDR_CA_CA8_MASK
/* The count of CAU_LDR_CA */
#define CAU_LDR_CA_COUNT (9U)
/*! @name STR_CASR - Status register - Store Register command */
#define CAU_STR_CASR_IC_MASK (0x1U)
#define CAU_STR_CASR_IC_SHIFT (0U)
#define CAU_STR_CASR_IC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_STR_CASR_IC_SHIFT)) & CAU_STR_CASR_IC_MASK)
#define CAU_STR_CASR_IC CAU_STR_CASR_IC_MASK
#define CAU_STR_CASR_DPE_MASK (0x2U)
#define CAU_STR_CASR_DPE_SHIFT (1U)
#define CAU_STR_CASR_DPE_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_STR_CASR_DPE_SHIFT)) & CAU_STR_CASR_DPE_MASK)
#define CAU_STR_CASR_DPE CAU_STR_CASR_DPE_MASK
#define CAU_STR_CASR_VER_MASK (0xF0000000U)
#define CAU_STR_CASR_VER_SHIFT (28U)
#define CAU_STR_CASR_VER_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_STR_CASR_VER_SHIFT)) & CAU_STR_CASR_VER_MASK)
#define CAU_STR_CASR_VER CAU_STR_CASR_VER_MASK
/*! @name STR_CAA - Accumulator register - Store Register command */
#define CAU_STR_CAA_ACC_MASK (0xFFFFFFFFU)
#define CAU_STR_CAA_ACC_SHIFT (0U)
#define CAU_STR_CAA_ACC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_STR_CAA_ACC_SHIFT)) & CAU_STR_CAA_ACC_MASK)
#define CAU_STR_CAA_ACC CAU_STR_CAA_ACC_MASK
/*! @name STR_CA - General Purpose Register 0 - Store Register command..General Purpose Register 8 - Store Register command */
#define CAU_STR_CA_CA0_MASK (0xFFFFFFFFU)
#define CAU_STR_CA_CA0_SHIFT (0U)
#define CAU_STR_CA_CA0_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_STR_CA_CA0_SHIFT)) & CAU_STR_CA_CA0_MASK)
#define CAU_STR_CA_CA0 CAU_STR_CA_CA0_MASK
#define CAU_STR_CA_CA1_MASK (0xFFFFFFFFU)
#define CAU_STR_CA_CA1_SHIFT (0U)
#define CAU_STR_CA_CA1_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_STR_CA_CA1_SHIFT)) & CAU_STR_CA_CA1_MASK)
#define CAU_STR_CA_CA1 CAU_STR_CA_CA1_MASK
#define CAU_STR_CA_CA2_MASK (0xFFFFFFFFU)
#define CAU_STR_CA_CA2_SHIFT (0U)
#define CAU_STR_CA_CA2_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_STR_CA_CA2_SHIFT)) & CAU_STR_CA_CA2_MASK)
#define CAU_STR_CA_CA2 CAU_STR_CA_CA2_MASK
#define CAU_STR_CA_CA3_MASK (0xFFFFFFFFU)
#define CAU_STR_CA_CA3_SHIFT (0U)
#define CAU_STR_CA_CA3_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_STR_CA_CA3_SHIFT)) & CAU_STR_CA_CA3_MASK)
#define CAU_STR_CA_CA3 CAU_STR_CA_CA3_MASK
#define CAU_STR_CA_CA4_MASK (0xFFFFFFFFU)
#define CAU_STR_CA_CA4_SHIFT (0U)
#define CAU_STR_CA_CA4_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_STR_CA_CA4_SHIFT)) & CAU_STR_CA_CA4_MASK)
#define CAU_STR_CA_CA4 CAU_STR_CA_CA4_MASK
#define CAU_STR_CA_CA5_MASK (0xFFFFFFFFU)
#define CAU_STR_CA_CA5_SHIFT (0U)
#define CAU_STR_CA_CA5_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_STR_CA_CA5_SHIFT)) & CAU_STR_CA_CA5_MASK)
#define CAU_STR_CA_CA5 CAU_STR_CA_CA5_MASK
#define CAU_STR_CA_CA6_MASK (0xFFFFFFFFU)
#define CAU_STR_CA_CA6_SHIFT (0U)
#define CAU_STR_CA_CA6_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_STR_CA_CA6_SHIFT)) & CAU_STR_CA_CA6_MASK)
#define CAU_STR_CA_CA6 CAU_STR_CA_CA6_MASK
#define CAU_STR_CA_CA7_MASK (0xFFFFFFFFU)
#define CAU_STR_CA_CA7_SHIFT (0U)
#define CAU_STR_CA_CA7_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_STR_CA_CA7_SHIFT)) & CAU_STR_CA_CA7_MASK)
#define CAU_STR_CA_CA7 CAU_STR_CA_CA7_MASK
#define CAU_STR_CA_CA8_MASK (0xFFFFFFFFU)
#define CAU_STR_CA_CA8_SHIFT (0U)
#define CAU_STR_CA_CA8_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_STR_CA_CA8_SHIFT)) & CAU_STR_CA_CA8_MASK)
#define CAU_STR_CA_CA8 CAU_STR_CA_CA8_MASK
/* The count of CAU_STR_CA */
#define CAU_STR_CA_COUNT (9U)
/*! @name ADR_CASR - Status register - Add Register command */
#define CAU_ADR_CASR_IC_MASK (0x1U)
#define CAU_ADR_CASR_IC_SHIFT (0U)
#define CAU_ADR_CASR_IC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ADR_CASR_IC_SHIFT)) & CAU_ADR_CASR_IC_MASK)
#define CAU_ADR_CASR_IC CAU_ADR_CASR_IC_MASK
#define CAU_ADR_CASR_DPE_MASK (0x2U)
#define CAU_ADR_CASR_DPE_SHIFT (1U)
#define CAU_ADR_CASR_DPE_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ADR_CASR_DPE_SHIFT)) & CAU_ADR_CASR_DPE_MASK)
#define CAU_ADR_CASR_DPE CAU_ADR_CASR_DPE_MASK
#define CAU_ADR_CASR_VER_MASK (0xF0000000U)
#define CAU_ADR_CASR_VER_SHIFT (28U)
#define CAU_ADR_CASR_VER_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ADR_CASR_VER_SHIFT)) & CAU_ADR_CASR_VER_MASK)
#define CAU_ADR_CASR_VER CAU_ADR_CASR_VER_MASK
/*! @name ADR_CAA - Accumulator register - Add to register command */
#define CAU_ADR_CAA_ACC_MASK (0xFFFFFFFFU)
#define CAU_ADR_CAA_ACC_SHIFT (0U)
#define CAU_ADR_CAA_ACC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ADR_CAA_ACC_SHIFT)) & CAU_ADR_CAA_ACC_MASK)
#define CAU_ADR_CAA_ACC CAU_ADR_CAA_ACC_MASK
/*! @name ADR_CA - General Purpose Register 0 - Add to register command..General Purpose Register 8 - Add to register command */
#define CAU_ADR_CA_CA0_MASK (0xFFFFFFFFU)
#define CAU_ADR_CA_CA0_SHIFT (0U)
#define CAU_ADR_CA_CA0_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ADR_CA_CA0_SHIFT)) & CAU_ADR_CA_CA0_MASK)
#define CAU_ADR_CA_CA0 CAU_ADR_CA_CA0_MASK
#define CAU_ADR_CA_CA1_MASK (0xFFFFFFFFU)
#define CAU_ADR_CA_CA1_SHIFT (0U)
#define CAU_ADR_CA_CA1_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ADR_CA_CA1_SHIFT)) & CAU_ADR_CA_CA1_MASK)
#define CAU_ADR_CA_CA1 CAU_ADR_CA_CA1_MASK
#define CAU_ADR_CA_CA2_MASK (0xFFFFFFFFU)
#define CAU_ADR_CA_CA2_SHIFT (0U)
#define CAU_ADR_CA_CA2_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ADR_CA_CA2_SHIFT)) & CAU_ADR_CA_CA2_MASK)
#define CAU_ADR_CA_CA2 CAU_ADR_CA_CA2_MASK
#define CAU_ADR_CA_CA3_MASK (0xFFFFFFFFU)
#define CAU_ADR_CA_CA3_SHIFT (0U)
#define CAU_ADR_CA_CA3_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ADR_CA_CA3_SHIFT)) & CAU_ADR_CA_CA3_MASK)
#define CAU_ADR_CA_CA3 CAU_ADR_CA_CA3_MASK
#define CAU_ADR_CA_CA4_MASK (0xFFFFFFFFU)
#define CAU_ADR_CA_CA4_SHIFT (0U)
#define CAU_ADR_CA_CA4_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ADR_CA_CA4_SHIFT)) & CAU_ADR_CA_CA4_MASK)
#define CAU_ADR_CA_CA4 CAU_ADR_CA_CA4_MASK
#define CAU_ADR_CA_CA5_MASK (0xFFFFFFFFU)
#define CAU_ADR_CA_CA5_SHIFT (0U)
#define CAU_ADR_CA_CA5_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ADR_CA_CA5_SHIFT)) & CAU_ADR_CA_CA5_MASK)
#define CAU_ADR_CA_CA5 CAU_ADR_CA_CA5_MASK
#define CAU_ADR_CA_CA6_MASK (0xFFFFFFFFU)
#define CAU_ADR_CA_CA6_SHIFT (0U)
#define CAU_ADR_CA_CA6_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ADR_CA_CA6_SHIFT)) & CAU_ADR_CA_CA6_MASK)
#define CAU_ADR_CA_CA6 CAU_ADR_CA_CA6_MASK
#define CAU_ADR_CA_CA7_MASK (0xFFFFFFFFU)
#define CAU_ADR_CA_CA7_SHIFT (0U)
#define CAU_ADR_CA_CA7_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ADR_CA_CA7_SHIFT)) & CAU_ADR_CA_CA7_MASK)
#define CAU_ADR_CA_CA7 CAU_ADR_CA_CA7_MASK
#define CAU_ADR_CA_CA8_MASK (0xFFFFFFFFU)
#define CAU_ADR_CA_CA8_SHIFT (0U)
#define CAU_ADR_CA_CA8_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ADR_CA_CA8_SHIFT)) & CAU_ADR_CA_CA8_MASK)
#define CAU_ADR_CA_CA8 CAU_ADR_CA_CA8_MASK
/* The count of CAU_ADR_CA */
#define CAU_ADR_CA_COUNT (9U)
/*! @name RADR_CASR - Status register - Reverse and Add to Register command */
#define CAU_RADR_CASR_IC_MASK (0x1U)
#define CAU_RADR_CASR_IC_SHIFT (0U)
#define CAU_RADR_CASR_IC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_RADR_CASR_IC_SHIFT)) & CAU_RADR_CASR_IC_MASK)
#define CAU_RADR_CASR_IC CAU_RADR_CASR_IC_MASK
#define CAU_RADR_CASR_DPE_MASK (0x2U)
#define CAU_RADR_CASR_DPE_SHIFT (1U)
#define CAU_RADR_CASR_DPE_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_RADR_CASR_DPE_SHIFT)) & CAU_RADR_CASR_DPE_MASK)
#define CAU_RADR_CASR_DPE CAU_RADR_CASR_DPE_MASK
#define CAU_RADR_CASR_VER_MASK (0xF0000000U)
#define CAU_RADR_CASR_VER_SHIFT (28U)
#define CAU_RADR_CASR_VER_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_RADR_CASR_VER_SHIFT)) & CAU_RADR_CASR_VER_MASK)
#define CAU_RADR_CASR_VER CAU_RADR_CASR_VER_MASK
/*! @name RADR_CAA - Accumulator register - Reverse and Add to Register command */
#define CAU_RADR_CAA_ACC_MASK (0xFFFFFFFFU)
#define CAU_RADR_CAA_ACC_SHIFT (0U)
#define CAU_RADR_CAA_ACC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_RADR_CAA_ACC_SHIFT)) & CAU_RADR_CAA_ACC_MASK)
#define CAU_RADR_CAA_ACC CAU_RADR_CAA_ACC_MASK
/*! @name RADR_CA - General Purpose Register 0 - Reverse and Add to Register command..General Purpose Register 8 - Reverse and Add to Register command */
#define CAU_RADR_CA_CA0_MASK (0xFFFFFFFFU)
#define CAU_RADR_CA_CA0_SHIFT (0U)
#define CAU_RADR_CA_CA0_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_RADR_CA_CA0_SHIFT)) & CAU_RADR_CA_CA0_MASK)
#define CAU_RADR_CA_CA0 CAU_RADR_CA_CA0_MASK
#define CAU_RADR_CA_CA1_MASK (0xFFFFFFFFU)
#define CAU_RADR_CA_CA1_SHIFT (0U)
#define CAU_RADR_CA_CA1_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_RADR_CA_CA1_SHIFT)) & CAU_RADR_CA_CA1_MASK)
#define CAU_RADR_CA_CA1 CAU_RADR_CA_CA1_MASK
#define CAU_RADR_CA_CA2_MASK (0xFFFFFFFFU)
#define CAU_RADR_CA_CA2_SHIFT (0U)
#define CAU_RADR_CA_CA2_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_RADR_CA_CA2_SHIFT)) & CAU_RADR_CA_CA2_MASK)
#define CAU_RADR_CA_CA2 CAU_RADR_CA_CA2_MASK
#define CAU_RADR_CA_CA3_MASK (0xFFFFFFFFU)
#define CAU_RADR_CA_CA3_SHIFT (0U)
#define CAU_RADR_CA_CA3_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_RADR_CA_CA3_SHIFT)) & CAU_RADR_CA_CA3_MASK)
#define CAU_RADR_CA_CA3 CAU_RADR_CA_CA3_MASK
#define CAU_RADR_CA_CA4_MASK (0xFFFFFFFFU)
#define CAU_RADR_CA_CA4_SHIFT (0U)
#define CAU_RADR_CA_CA4_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_RADR_CA_CA4_SHIFT)) & CAU_RADR_CA_CA4_MASK)
#define CAU_RADR_CA_CA4 CAU_RADR_CA_CA4_MASK
#define CAU_RADR_CA_CA5_MASK (0xFFFFFFFFU)
#define CAU_RADR_CA_CA5_SHIFT (0U)
#define CAU_RADR_CA_CA5_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_RADR_CA_CA5_SHIFT)) & CAU_RADR_CA_CA5_MASK)
#define CAU_RADR_CA_CA5 CAU_RADR_CA_CA5_MASK
#define CAU_RADR_CA_CA6_MASK (0xFFFFFFFFU)
#define CAU_RADR_CA_CA6_SHIFT (0U)
#define CAU_RADR_CA_CA6_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_RADR_CA_CA6_SHIFT)) & CAU_RADR_CA_CA6_MASK)
#define CAU_RADR_CA_CA6 CAU_RADR_CA_CA6_MASK
#define CAU_RADR_CA_CA7_MASK (0xFFFFFFFFU)
#define CAU_RADR_CA_CA7_SHIFT (0U)
#define CAU_RADR_CA_CA7_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_RADR_CA_CA7_SHIFT)) & CAU_RADR_CA_CA7_MASK)
#define CAU_RADR_CA_CA7 CAU_RADR_CA_CA7_MASK
#define CAU_RADR_CA_CA8_MASK (0xFFFFFFFFU)
#define CAU_RADR_CA_CA8_SHIFT (0U)
#define CAU_RADR_CA_CA8_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_RADR_CA_CA8_SHIFT)) & CAU_RADR_CA_CA8_MASK)
#define CAU_RADR_CA_CA8 CAU_RADR_CA_CA8_MASK
/* The count of CAU_RADR_CA */
#define CAU_RADR_CA_COUNT (9U)
/*! @name XOR_CASR - Status register - Exclusive Or command */
#define CAU_XOR_CASR_IC_MASK (0x1U)
#define CAU_XOR_CASR_IC_SHIFT (0U)
#define CAU_XOR_CASR_IC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_XOR_CASR_IC_SHIFT)) & CAU_XOR_CASR_IC_MASK)
#define CAU_XOR_CASR_IC CAU_XOR_CASR_IC_MASK
#define CAU_XOR_CASR_DPE_MASK (0x2U)
#define CAU_XOR_CASR_DPE_SHIFT (1U)
#define CAU_XOR_CASR_DPE_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_XOR_CASR_DPE_SHIFT)) & CAU_XOR_CASR_DPE_MASK)
#define CAU_XOR_CASR_DPE CAU_XOR_CASR_DPE_MASK
#define CAU_XOR_CASR_VER_MASK (0xF0000000U)
#define CAU_XOR_CASR_VER_SHIFT (28U)
#define CAU_XOR_CASR_VER_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_XOR_CASR_VER_SHIFT)) & CAU_XOR_CASR_VER_MASK)
#define CAU_XOR_CASR_VER CAU_XOR_CASR_VER_MASK
/*! @name XOR_CAA - Accumulator register - Exclusive Or command */
#define CAU_XOR_CAA_ACC_MASK (0xFFFFFFFFU)
#define CAU_XOR_CAA_ACC_SHIFT (0U)
#define CAU_XOR_CAA_ACC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_XOR_CAA_ACC_SHIFT)) & CAU_XOR_CAA_ACC_MASK)
#define CAU_XOR_CAA_ACC CAU_XOR_CAA_ACC_MASK
/*! @name XOR_CA - General Purpose Register 0 - Exclusive Or command..General Purpose Register 8 - Exclusive Or command */
#define CAU_XOR_CA_CA0_MASK (0xFFFFFFFFU)
#define CAU_XOR_CA_CA0_SHIFT (0U)
#define CAU_XOR_CA_CA0_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_XOR_CA_CA0_SHIFT)) & CAU_XOR_CA_CA0_MASK)
#define CAU_XOR_CA_CA0 CAU_XOR_CA_CA0_MASK
#define CAU_XOR_CA_CA1_MASK (0xFFFFFFFFU)
#define CAU_XOR_CA_CA1_SHIFT (0U)
#define CAU_XOR_CA_CA1_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_XOR_CA_CA1_SHIFT)) & CAU_XOR_CA_CA1_MASK)
#define CAU_XOR_CA_CA1 CAU_XOR_CA_CA1_MASK
#define CAU_XOR_CA_CA2_MASK (0xFFFFFFFFU)
#define CAU_XOR_CA_CA2_SHIFT (0U)
#define CAU_XOR_CA_CA2_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_XOR_CA_CA2_SHIFT)) & CAU_XOR_CA_CA2_MASK)
#define CAU_XOR_CA_CA2 CAU_XOR_CA_CA2_MASK
#define CAU_XOR_CA_CA3_MASK (0xFFFFFFFFU)
#define CAU_XOR_CA_CA3_SHIFT (0U)
#define CAU_XOR_CA_CA3_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_XOR_CA_CA3_SHIFT)) & CAU_XOR_CA_CA3_MASK)
#define CAU_XOR_CA_CA3 CAU_XOR_CA_CA3_MASK
#define CAU_XOR_CA_CA4_MASK (0xFFFFFFFFU)
#define CAU_XOR_CA_CA4_SHIFT (0U)
#define CAU_XOR_CA_CA4_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_XOR_CA_CA4_SHIFT)) & CAU_XOR_CA_CA4_MASK)
#define CAU_XOR_CA_CA4 CAU_XOR_CA_CA4_MASK
#define CAU_XOR_CA_CA5_MASK (0xFFFFFFFFU)
#define CAU_XOR_CA_CA5_SHIFT (0U)
#define CAU_XOR_CA_CA5_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_XOR_CA_CA5_SHIFT)) & CAU_XOR_CA_CA5_MASK)
#define CAU_XOR_CA_CA5 CAU_XOR_CA_CA5_MASK
#define CAU_XOR_CA_CA6_MASK (0xFFFFFFFFU)
#define CAU_XOR_CA_CA6_SHIFT (0U)
#define CAU_XOR_CA_CA6_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_XOR_CA_CA6_SHIFT)) & CAU_XOR_CA_CA6_MASK)
#define CAU_XOR_CA_CA6 CAU_XOR_CA_CA6_MASK
#define CAU_XOR_CA_CA7_MASK (0xFFFFFFFFU)
#define CAU_XOR_CA_CA7_SHIFT (0U)
#define CAU_XOR_CA_CA7_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_XOR_CA_CA7_SHIFT)) & CAU_XOR_CA_CA7_MASK)
#define CAU_XOR_CA_CA7 CAU_XOR_CA_CA7_MASK
#define CAU_XOR_CA_CA8_MASK (0xFFFFFFFFU)
#define CAU_XOR_CA_CA8_SHIFT (0U)
#define CAU_XOR_CA_CA8_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_XOR_CA_CA8_SHIFT)) & CAU_XOR_CA_CA8_MASK)
#define CAU_XOR_CA_CA8 CAU_XOR_CA_CA8_MASK
/* The count of CAU_XOR_CA */
#define CAU_XOR_CA_COUNT (9U)
/*! @name ROTL_CASR - Status register - Rotate Left command */
#define CAU_ROTL_CASR_IC_MASK (0x1U)
#define CAU_ROTL_CASR_IC_SHIFT (0U)
#define CAU_ROTL_CASR_IC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ROTL_CASR_IC_SHIFT)) & CAU_ROTL_CASR_IC_MASK)
#define CAU_ROTL_CASR_IC CAU_ROTL_CASR_IC_MASK
#define CAU_ROTL_CASR_DPE_MASK (0x2U)
#define CAU_ROTL_CASR_DPE_SHIFT (1U)
#define CAU_ROTL_CASR_DPE_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ROTL_CASR_DPE_SHIFT)) & CAU_ROTL_CASR_DPE_MASK)
#define CAU_ROTL_CASR_DPE CAU_ROTL_CASR_DPE_MASK
#define CAU_ROTL_CASR_VER_MASK (0xF0000000U)
#define CAU_ROTL_CASR_VER_SHIFT (28U)
#define CAU_ROTL_CASR_VER_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ROTL_CASR_VER_SHIFT)) & CAU_ROTL_CASR_VER_MASK)
#define CAU_ROTL_CASR_VER CAU_ROTL_CASR_VER_MASK
/*! @name ROTL_CAA - Accumulator register - Rotate Left command */
#define CAU_ROTL_CAA_ACC_MASK (0xFFFFFFFFU)
#define CAU_ROTL_CAA_ACC_SHIFT (0U)
#define CAU_ROTL_CAA_ACC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ROTL_CAA_ACC_SHIFT)) & CAU_ROTL_CAA_ACC_MASK)
#define CAU_ROTL_CAA_ACC CAU_ROTL_CAA_ACC_MASK
/*! @name ROTL_CA - General Purpose Register 0 - Rotate Left command..General Purpose Register 8 - Rotate Left command */
#define CAU_ROTL_CA_CA0_MASK (0xFFFFFFFFU)
#define CAU_ROTL_CA_CA0_SHIFT (0U)
#define CAU_ROTL_CA_CA0_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ROTL_CA_CA0_SHIFT)) & CAU_ROTL_CA_CA0_MASK)
#define CAU_ROTL_CA_CA0 CAU_ROTL_CA_CA0_MASK
#define CAU_ROTL_CA_CA1_MASK (0xFFFFFFFFU)
#define CAU_ROTL_CA_CA1_SHIFT (0U)
#define CAU_ROTL_CA_CA1_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ROTL_CA_CA1_SHIFT)) & CAU_ROTL_CA_CA1_MASK)
#define CAU_ROTL_CA_CA1 CAU_ROTL_CA_CA1_MASK
#define CAU_ROTL_CA_CA2_MASK (0xFFFFFFFFU)
#define CAU_ROTL_CA_CA2_SHIFT (0U)
#define CAU_ROTL_CA_CA2_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ROTL_CA_CA2_SHIFT)) & CAU_ROTL_CA_CA2_MASK)
#define CAU_ROTL_CA_CA2 CAU_ROTL_CA_CA2_MASK
#define CAU_ROTL_CA_CA3_MASK (0xFFFFFFFFU)
#define CAU_ROTL_CA_CA3_SHIFT (0U)
#define CAU_ROTL_CA_CA3_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ROTL_CA_CA3_SHIFT)) & CAU_ROTL_CA_CA3_MASK)
#define CAU_ROTL_CA_CA3 CAU_ROTL_CA_CA3_MASK
#define CAU_ROTL_CA_CA4_MASK (0xFFFFFFFFU)
#define CAU_ROTL_CA_CA4_SHIFT (0U)
#define CAU_ROTL_CA_CA4_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ROTL_CA_CA4_SHIFT)) & CAU_ROTL_CA_CA4_MASK)
#define CAU_ROTL_CA_CA4 CAU_ROTL_CA_CA4_MASK
#define CAU_ROTL_CA_CA5_MASK (0xFFFFFFFFU)
#define CAU_ROTL_CA_CA5_SHIFT (0U)
#define CAU_ROTL_CA_CA5_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ROTL_CA_CA5_SHIFT)) & CAU_ROTL_CA_CA5_MASK)
#define CAU_ROTL_CA_CA5 CAU_ROTL_CA_CA5_MASK
#define CAU_ROTL_CA_CA6_MASK (0xFFFFFFFFU)
#define CAU_ROTL_CA_CA6_SHIFT (0U)
#define CAU_ROTL_CA_CA6_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ROTL_CA_CA6_SHIFT)) & CAU_ROTL_CA_CA6_MASK)
#define CAU_ROTL_CA_CA6 CAU_ROTL_CA_CA6_MASK
#define CAU_ROTL_CA_CA7_MASK (0xFFFFFFFFU)
#define CAU_ROTL_CA_CA7_SHIFT (0U)
#define CAU_ROTL_CA_CA7_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ROTL_CA_CA7_SHIFT)) & CAU_ROTL_CA_CA7_MASK)
#define CAU_ROTL_CA_CA7 CAU_ROTL_CA_CA7_MASK
#define CAU_ROTL_CA_CA8_MASK (0xFFFFFFFFU)
#define CAU_ROTL_CA_CA8_SHIFT (0U)
#define CAU_ROTL_CA_CA8_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_ROTL_CA_CA8_SHIFT)) & CAU_ROTL_CA_CA8_MASK)
#define CAU_ROTL_CA_CA8 CAU_ROTL_CA_CA8_MASK
/* The count of CAU_ROTL_CA */
#define CAU_ROTL_CA_COUNT (9U)
/*! @name AESC_CASR - Status register - AES Column Operation command */
#define CAU_AESC_CASR_IC_MASK (0x1U)
#define CAU_AESC_CASR_IC_SHIFT (0U)
#define CAU_AESC_CASR_IC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESC_CASR_IC_SHIFT)) & CAU_AESC_CASR_IC_MASK)
#define CAU_AESC_CASR_IC CAU_AESC_CASR_IC_MASK
#define CAU_AESC_CASR_DPE_MASK (0x2U)
#define CAU_AESC_CASR_DPE_SHIFT (1U)
#define CAU_AESC_CASR_DPE_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESC_CASR_DPE_SHIFT)) & CAU_AESC_CASR_DPE_MASK)
#define CAU_AESC_CASR_DPE CAU_AESC_CASR_DPE_MASK
#define CAU_AESC_CASR_VER_MASK (0xF0000000U)
#define CAU_AESC_CASR_VER_SHIFT (28U)
#define CAU_AESC_CASR_VER_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESC_CASR_VER_SHIFT)) & CAU_AESC_CASR_VER_MASK)
#define CAU_AESC_CASR_VER CAU_AESC_CASR_VER_MASK
/*! @name AESC_CAA - Accumulator register - AES Column Operation command */
#define CAU_AESC_CAA_ACC_MASK (0xFFFFFFFFU)
#define CAU_AESC_CAA_ACC_SHIFT (0U)
#define CAU_AESC_CAA_ACC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESC_CAA_ACC_SHIFT)) & CAU_AESC_CAA_ACC_MASK)
#define CAU_AESC_CAA_ACC CAU_AESC_CAA_ACC_MASK
/*! @name AESC_CA - General Purpose Register 0 - AES Column Operation command..General Purpose Register 8 - AES Column Operation command */
#define CAU_AESC_CA_CA0_MASK (0xFFFFFFFFU)
#define CAU_AESC_CA_CA0_SHIFT (0U)
#define CAU_AESC_CA_CA0_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESC_CA_CA0_SHIFT)) & CAU_AESC_CA_CA0_MASK)
#define CAU_AESC_CA_CA0 CAU_AESC_CA_CA0_MASK
#define CAU_AESC_CA_CA1_MASK (0xFFFFFFFFU)
#define CAU_AESC_CA_CA1_SHIFT (0U)
#define CAU_AESC_CA_CA1_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESC_CA_CA1_SHIFT)) & CAU_AESC_CA_CA1_MASK)
#define CAU_AESC_CA_CA1 CAU_AESC_CA_CA1_MASK
#define CAU_AESC_CA_CA2_MASK (0xFFFFFFFFU)
#define CAU_AESC_CA_CA2_SHIFT (0U)
#define CAU_AESC_CA_CA2_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESC_CA_CA2_SHIFT)) & CAU_AESC_CA_CA2_MASK)
#define CAU_AESC_CA_CA2 CAU_AESC_CA_CA2_MASK
#define CAU_AESC_CA_CA3_MASK (0xFFFFFFFFU)
#define CAU_AESC_CA_CA3_SHIFT (0U)
#define CAU_AESC_CA_CA3_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESC_CA_CA3_SHIFT)) & CAU_AESC_CA_CA3_MASK)
#define CAU_AESC_CA_CA3 CAU_AESC_CA_CA3_MASK
#define CAU_AESC_CA_CA4_MASK (0xFFFFFFFFU)
#define CAU_AESC_CA_CA4_SHIFT (0U)
#define CAU_AESC_CA_CA4_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESC_CA_CA4_SHIFT)) & CAU_AESC_CA_CA4_MASK)
#define CAU_AESC_CA_CA4 CAU_AESC_CA_CA4_MASK
#define CAU_AESC_CA_CA5_MASK (0xFFFFFFFFU)
#define CAU_AESC_CA_CA5_SHIFT (0U)
#define CAU_AESC_CA_CA5_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESC_CA_CA5_SHIFT)) & CAU_AESC_CA_CA5_MASK)
#define CAU_AESC_CA_CA5 CAU_AESC_CA_CA5_MASK
#define CAU_AESC_CA_CA6_MASK (0xFFFFFFFFU)
#define CAU_AESC_CA_CA6_SHIFT (0U)
#define CAU_AESC_CA_CA6_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESC_CA_CA6_SHIFT)) & CAU_AESC_CA_CA6_MASK)
#define CAU_AESC_CA_CA6 CAU_AESC_CA_CA6_MASK
#define CAU_AESC_CA_CA7_MASK (0xFFFFFFFFU)
#define CAU_AESC_CA_CA7_SHIFT (0U)
#define CAU_AESC_CA_CA7_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESC_CA_CA7_SHIFT)) & CAU_AESC_CA_CA7_MASK)
#define CAU_AESC_CA_CA7 CAU_AESC_CA_CA7_MASK
#define CAU_AESC_CA_CA8_MASK (0xFFFFFFFFU)
#define CAU_AESC_CA_CA8_SHIFT (0U)
#define CAU_AESC_CA_CA8_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESC_CA_CA8_SHIFT)) & CAU_AESC_CA_CA8_MASK)
#define CAU_AESC_CA_CA8 CAU_AESC_CA_CA8_MASK
/* The count of CAU_AESC_CA */
#define CAU_AESC_CA_COUNT (9U)
/*! @name AESIC_CASR - Status register - AES Inverse Column Operation command */
#define CAU_AESIC_CASR_IC_MASK (0x1U)
#define CAU_AESIC_CASR_IC_SHIFT (0U)
#define CAU_AESIC_CASR_IC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESIC_CASR_IC_SHIFT)) & CAU_AESIC_CASR_IC_MASK)
#define CAU_AESIC_CASR_IC CAU_AESIC_CASR_IC_MASK
#define CAU_AESIC_CASR_DPE_MASK (0x2U)
#define CAU_AESIC_CASR_DPE_SHIFT (1U)
#define CAU_AESIC_CASR_DPE_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESIC_CASR_DPE_SHIFT)) & CAU_AESIC_CASR_DPE_MASK)
#define CAU_AESIC_CASR_DPE CAU_AESIC_CASR_DPE_MASK
#define CAU_AESIC_CASR_VER_MASK (0xF0000000U)
#define CAU_AESIC_CASR_VER_SHIFT (28U)
#define CAU_AESIC_CASR_VER_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESIC_CASR_VER_SHIFT)) & CAU_AESIC_CASR_VER_MASK)
#define CAU_AESIC_CASR_VER CAU_AESIC_CASR_VER_MASK
/*! @name AESIC_CAA - Accumulator register - AES Inverse Column Operation command */
#define CAU_AESIC_CAA_ACC_MASK (0xFFFFFFFFU)
#define CAU_AESIC_CAA_ACC_SHIFT (0U)
#define CAU_AESIC_CAA_ACC_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESIC_CAA_ACC_SHIFT)) & CAU_AESIC_CAA_ACC_MASK)
#define CAU_AESIC_CAA_ACC CAU_AESIC_CAA_ACC_MASK
/*! @name AESIC_CA - General Purpose Register 0 - AES Inverse Column Operation command..General Purpose Register 8 - AES Inverse Column Operation command */
#define CAU_AESIC_CA_CA0_MASK (0xFFFFFFFFU)
#define CAU_AESIC_CA_CA0_SHIFT (0U)
#define CAU_AESIC_CA_CA0_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESIC_CA_CA0_SHIFT)) & CAU_AESIC_CA_CA0_MASK)
#define CAU_AESIC_CA_CA0 CAU_AESIC_CA_CA0_MASK
#define CAU_AESIC_CA_CA1_MASK (0xFFFFFFFFU)
#define CAU_AESIC_CA_CA1_SHIFT (0U)
#define CAU_AESIC_CA_CA1_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESIC_CA_CA1_SHIFT)) & CAU_AESIC_CA_CA1_MASK)
#define CAU_AESIC_CA_CA1 CAU_AESIC_CA_CA1_MASK
#define CAU_AESIC_CA_CA2_MASK (0xFFFFFFFFU)
#define CAU_AESIC_CA_CA2_SHIFT (0U)
#define CAU_AESIC_CA_CA2_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESIC_CA_CA2_SHIFT)) & CAU_AESIC_CA_CA2_MASK)
#define CAU_AESIC_CA_CA2 CAU_AESIC_CA_CA2_MASK
#define CAU_AESIC_CA_CA3_MASK (0xFFFFFFFFU)
#define CAU_AESIC_CA_CA3_SHIFT (0U)
#define CAU_AESIC_CA_CA3_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESIC_CA_CA3_SHIFT)) & CAU_AESIC_CA_CA3_MASK)
#define CAU_AESIC_CA_CA3 CAU_AESIC_CA_CA3_MASK
#define CAU_AESIC_CA_CA4_MASK (0xFFFFFFFFU)
#define CAU_AESIC_CA_CA4_SHIFT (0U)
#define CAU_AESIC_CA_CA4_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESIC_CA_CA4_SHIFT)) & CAU_AESIC_CA_CA4_MASK)
#define CAU_AESIC_CA_CA4 CAU_AESIC_CA_CA4_MASK
#define CAU_AESIC_CA_CA5_MASK (0xFFFFFFFFU)
#define CAU_AESIC_CA_CA5_SHIFT (0U)
#define CAU_AESIC_CA_CA5_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESIC_CA_CA5_SHIFT)) & CAU_AESIC_CA_CA5_MASK)
#define CAU_AESIC_CA_CA5 CAU_AESIC_CA_CA5_MASK
#define CAU_AESIC_CA_CA6_MASK (0xFFFFFFFFU)
#define CAU_AESIC_CA_CA6_SHIFT (0U)
#define CAU_AESIC_CA_CA6_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESIC_CA_CA6_SHIFT)) & CAU_AESIC_CA_CA6_MASK)
#define CAU_AESIC_CA_CA6 CAU_AESIC_CA_CA6_MASK
#define CAU_AESIC_CA_CA7_MASK (0xFFFFFFFFU)
#define CAU_AESIC_CA_CA7_SHIFT (0U)
#define CAU_AESIC_CA_CA7_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESIC_CA_CA7_SHIFT)) & CAU_AESIC_CA_CA7_MASK)
#define CAU_AESIC_CA_CA7 CAU_AESIC_CA_CA7_MASK
#define CAU_AESIC_CA_CA8_MASK (0xFFFFFFFFU)
#define CAU_AESIC_CA_CA8_SHIFT (0U)
#define CAU_AESIC_CA_CA8_SET(x) (((uint32_t)(((uint32_t)(x)) << CAU_AESIC_CA_CA8_SHIFT)) & CAU_AESIC_CA_CA8_MASK)
#define CAU_AESIC_CA_CA8 CAU_AESIC_CA_CA8_MASK
/* The count of CAU_AESIC_CA */
#define CAU_AESIC_CA_COUNT (9U)
/*!
* @}
*/ /* end of group CAU_Register_Masks */
/* CAU - Peripheral instance base addresses */
/** Peripheral CAU base address */
#define CAU_BASE (0xE0081000u)
/** Peripheral CAU base pointer */
#define CAU ((CAU_TypeDef *)CAU_BASE)
/** Array initializer of CAU peripheral base addresses */
#define CAU_BASE_ADDRS { CAU_BASE }
/** Array initializer of CAU peripheral base pointers */
#define CAU_BASE_PTRS { CAU }
/*!
* @}
*/ /* end of group CAU_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- CMP Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup CMP_Peripheral_Access_Layer CMP Peripheral Access Layer
* @{
*/
/** CMP - Register Layout Typedef */
typedef struct {
__IO uint8_t CR0; /**< CMP Control Register 0, offset: 0x0 */
__IO uint8_t CR1; /**< CMP Control Register 1, offset: 0x1 */
__IO uint8_t FPR; /**< CMP Filter Period Register, offset: 0x2 */
__IO uint8_t SCR; /**< CMP Status and Control Register, offset: 0x3 */
__IO uint8_t DACCR; /**< DAC Control Register, offset: 0x4 */
__IO uint8_t MUXCR; /**< MUX Control Register, offset: 0x5 */
} CMP_TypeDef;
/* ----------------------------------------------------------------------------
-- CMP Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup CMP_Register_Masks CMP Register Masks
* @{
*/
/*! @name CR0 - CMP Control Register 0 */
#define CMP_CR0_HYSTCTR_MASK (0x3U)
#define CMP_CR0_HYSTCTR_SHIFT (0U)
#define CMP_CR0_HYSTCTR_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR0_HYSTCTR_SHIFT)) & CMP_CR0_HYSTCTR_MASK)
#define CMP_CR0_HYSTCTR CMP_CR0_HYSTCTR_MASK
#define CMP_CR0_FILTER_CNT_MASK (0x70U)
#define CMP_CR0_FILTER_CNT_SHIFT (4U)
#define CMP_CR0_FILTER_CNT_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR0_FILTER_CNT_SHIFT)) & CMP_CR0_FILTER_CNT_MASK)
#define CMP_CR0_FILTER_CNT CMP_CR0_FILTER_CNT_MASK
/*! @name CR1 - CMP Control Register 1 */
#define CMP_CR1_EN_MASK (0x1U)
#define CMP_CR1_EN_SHIFT (0U)
#define CMP_CR1_EN_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
#define CMP_CR1_EN CMP_CR1_EN_MASK
#define CMP_CR1_OPE_MASK (0x2U)
#define CMP_CR1_OPE_SHIFT (1U)
#define CMP_CR1_OPE_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_OPE_SHIFT)) & CMP_CR1_OPE_MASK)
#define CMP_CR1_OPE CMP_CR1_OPE_MASK
#define CMP_CR1_COS_MASK (0x4U)
#define CMP_CR1_COS_SHIFT (2U)
#define CMP_CR1_COS_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_COS_SHIFT)) & CMP_CR1_COS_MASK)
#define CMP_CR1_COS CMP_CR1_COS_MASK
#define CMP_CR1_INV_MASK (0x8U)
#define CMP_CR1_INV_SHIFT (3U)
#define CMP_CR1_INV_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_INV_SHIFT)) & CMP_CR1_INV_MASK)
#define CMP_CR1_INV CMP_CR1_INV_MASK
#define CMP_CR1_PMODE_MASK (0x10U)
#define CMP_CR1_PMODE_SHIFT (4U)
#define CMP_CR1_PMODE_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_PMODE_SHIFT)) & CMP_CR1_PMODE_MASK)
#define CMP_CR1_PMODE CMP_CR1_PMODE_MASK
#define CMP_CR1_TRIGM_MASK (0x20U)
#define CMP_CR1_TRIGM_SHIFT (5U)
#define CMP_CR1_TRIGM_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_TRIGM_SHIFT)) & CMP_CR1_TRIGM_MASK)
#define CMP_CR1_TRIGM CMP_CR1_TRIGM_MASK
#define CMP_CR1_WE_MASK (0x40U)
#define CMP_CR1_WE_SHIFT (6U)
#define CMP_CR1_WE_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_WE_SHIFT)) & CMP_CR1_WE_MASK)
#define CMP_CR1_WE CMP_CR1_WE_MASK
#define CMP_CR1_SE_MASK (0x80U)
#define CMP_CR1_SE_SHIFT (7U)
#define CMP_CR1_SE_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_SE_SHIFT)) & CMP_CR1_SE_MASK)
#define CMP_CR1_SE CMP_CR1_SE_MASK
/*! @name FPR - CMP Filter Period Register */
#define CMP_FPR_FILT_PER_MASK (0xFFU)
#define CMP_FPR_FILT_PER_SHIFT (0U)
#define CMP_FPR_FILT_PER_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_FPR_FILT_PER_SHIFT)) & CMP_FPR_FILT_PER_MASK)
#define CMP_FPR_FILT_PER CMP_FPR_FILT_PER_MASK
/*! @name SCR - CMP Status and Control Register */
#define CMP_SCR_COUT_MASK (0x1U)
#define CMP_SCR_COUT_SHIFT (0U)
#define CMP_SCR_COUT_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_SCR_COUT_SHIFT)) & CMP_SCR_COUT_MASK)
#define CMP_SCR_COUT CMP_SCR_COUT_MASK
#define CMP_SCR_CFF_MASK (0x2U)
#define CMP_SCR_CFF_SHIFT (1U)
#define CMP_SCR_CFF_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_SCR_CFF_SHIFT)) & CMP_SCR_CFF_MASK)
#define CMP_SCR_CFF CMP_SCR_CFF_MASK
#define CMP_SCR_CFR_MASK (0x4U)
#define CMP_SCR_CFR_SHIFT (2U)
#define CMP_SCR_CFR_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_SCR_CFR_SHIFT)) & CMP_SCR_CFR_MASK)
#define CMP_SCR_CFR CMP_SCR_CFR_MASK
#define CMP_SCR_IEF_MASK (0x8U)
#define CMP_SCR_IEF_SHIFT (3U)
#define CMP_SCR_IEF_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_SCR_IEF_SHIFT)) & CMP_SCR_IEF_MASK)
#define CMP_SCR_IEF CMP_SCR_IEF_MASK
#define CMP_SCR_IER_MASK (0x10U)
#define CMP_SCR_IER_SHIFT (4U)
#define CMP_SCR_IER_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_SCR_IER_SHIFT)) & CMP_SCR_IER_MASK)
#define CMP_SCR_IER CMP_SCR_IER_MASK
#define CMP_SCR_DMAEN_MASK (0x40U)
#define CMP_SCR_DMAEN_SHIFT (6U)
#define CMP_SCR_DMAEN_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_SCR_DMAEN_SHIFT)) & CMP_SCR_DMAEN_MASK)
#define CMP_SCR_DMAEN CMP_SCR_DMAEN_MASK
/*! @name DACCR - DAC Control Register */
#define CMP_DACCR_VOSEL_MASK (0x3FU)
#define CMP_DACCR_VOSEL_SHIFT (0U)
#define CMP_DACCR_VOSEL_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_DACCR_VOSEL_SHIFT)) & CMP_DACCR_VOSEL_MASK)
#define CMP_DACCR_VOSEL CMP_DACCR_VOSEL_MASK
#define CMP_DACCR_VRSEL_MASK (0x40U)
#define CMP_DACCR_VRSEL_SHIFT (6U)
#define CMP_DACCR_VRSEL_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_DACCR_VRSEL_SHIFT)) & CMP_DACCR_VRSEL_MASK)
#define CMP_DACCR_VRSEL CMP_DACCR_VRSEL_MASK
#define CMP_DACCR_DACEN_MASK (0x80U)
#define CMP_DACCR_DACEN_SHIFT (7U)
#define CMP_DACCR_DACEN_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_DACCR_DACEN_SHIFT)) & CMP_DACCR_DACEN_MASK)
#define CMP_DACCR_DACEN CMP_DACCR_DACEN_MASK
/*! @name MUXCR - MUX Control Register */
#define CMP_MUXCR_MSEL_MASK (0x7U)
#define CMP_MUXCR_MSEL_SHIFT (0U)
#define CMP_MUXCR_MSEL_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_MUXCR_MSEL_SHIFT)) & CMP_MUXCR_MSEL_MASK)
#define CMP_MUXCR_MSEL CMP_MUXCR_MSEL_MASK
#define CMP_MUXCR_PSEL_MASK (0x38U)
#define CMP_MUXCR_PSEL_SHIFT (3U)
#define CMP_MUXCR_PSEL_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_MUXCR_PSEL_SHIFT)) & CMP_MUXCR_PSEL_MASK)
#define CMP_MUXCR_PSEL CMP_MUXCR_PSEL_MASK
#define CMP_MUXCR_PSTM_MASK (0x80U)
#define CMP_MUXCR_PSTM_SHIFT (7U)
#define CMP_MUXCR_PSTM_SET(x) (((uint8_t)(((uint8_t)(x)) << CMP_MUXCR_PSTM_SHIFT)) & CMP_MUXCR_PSTM_MASK)
#define CMP_MUXCR_PSTM CMP_MUXCR_PSTM_MASK
/*!
* @}
*/ /* end of group CMP_Register_Masks */
/* CMP - Peripheral instance base addresses */
/** Peripheral CMP0 base address */
#define CMP0_BASE (0x40073000u)
/** Peripheral CMP0 base pointer */
#define CMP0 ((CMP_TypeDef *)CMP0_BASE)
/** Peripheral CMP1 base address */
#define CMP1_BASE (0x40073008u)
/** Peripheral CMP1 base pointer */
#define CMP1 ((CMP_TypeDef *)CMP1_BASE)
/** Peripheral CMP2 base address */
#define CMP2_BASE (0x40073010u)
/** Peripheral CMP2 base pointer */
#define CMP2 ((CMP_TypeDef *)CMP2_BASE)
/** Peripheral CMP3 base address */
#define CMP3_BASE (0x40073018u)
/** Peripheral CMP3 base pointer */
#define CMP3 ((CMP_TypeDef *)CMP3_BASE)
/** Array initializer of CMP peripheral base addresses */
#define CMP_BASE_ADDRS { CMP0_BASE, CMP1_BASE, CMP2_BASE, CMP3_BASE }
/** Array initializer of CMP peripheral base pointers */
#define CMP_BASE_PTRS { CMP0, CMP1, CMP2, CMP3 }
/** Interrupt vectors for the CMP peripheral type */
#define CMP_IRQS { CMP0_IRQn, CMP1_IRQn, CMP2_IRQn, CMP3_IRQn }
/*!
* @}
*/ /* end of group CMP_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- CMT Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup CMT_Peripheral_Access_Layer CMT Peripheral Access Layer
* @{
*/
/** CMT - Register Layout Typedef */
typedef struct {
__IO uint8_t CGH1; /**< CMT Carrier Generator High Data Register 1, offset: 0x0 */
__IO uint8_t CGL1; /**< CMT Carrier Generator Low Data Register 1, offset: 0x1 */
__IO uint8_t CGH2; /**< CMT Carrier Generator High Data Register 2, offset: 0x2 */
__IO uint8_t CGL2; /**< CMT Carrier Generator Low Data Register 2, offset: 0x3 */
__IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */
__IO uint8_t MSC; /**< CMT Modulator Status and Control Register, offset: 0x5 */
__IO uint8_t CMD1; /**< CMT Modulator Data Register Mark High, offset: 0x6 */
__IO uint8_t CMD2; /**< CMT Modulator Data Register Mark Low, offset: 0x7 */
__IO uint8_t CMD3; /**< CMT Modulator Data Register Space High, offset: 0x8 */
__IO uint8_t CMD4; /**< CMT Modulator Data Register Space Low, offset: 0x9 */
__IO uint8_t PPS; /**< CMT Primary Prescaler Register, offset: 0xA */
__IO uint8_t DMA; /**< CMT Direct Memory Access Register, offset: 0xB */
} CMT_TypeDef;
/* ----------------------------------------------------------------------------
-- CMT Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup CMT_Register_Masks CMT Register Masks
* @{
*/
/*! @name CGH1 - CMT Carrier Generator High Data Register 1 */
#define CMT_CGH1_PH_MASK (0xFFU)
#define CMT_CGH1_PH_SHIFT (0U)
#define CMT_CGH1_PH_SET(x) (((uint8_t)(((uint8_t)(x)) << CMT_CGH1_PH_SHIFT)) & CMT_CGH1_PH_MASK)
#define CMT_CGH1_PH CMT_CGH1_PH_MASK
/*! @name CGL1 - CMT Carrier Generator Low Data Register 1 */
#define CMT_CGL1_PL_MASK (0xFFU)
#define CMT_CGL1_PL_SHIFT (0U)
#define CMT_CGL1_PL_SET(x) (((uint8_t)(((uint8_t)(x)) << CMT_CGL1_PL_SHIFT)) & CMT_CGL1_PL_MASK)
#define CMT_CGL1_PL CMT_CGL1_PL_MASK
/*! @name CGH2 - CMT Carrier Generator High Data Register 2 */
#define CMT_CGH2_SH_MASK (0xFFU)
#define CMT_CGH2_SH_SHIFT (0U)
#define CMT_CGH2_SH_SET(x) (((uint8_t)(((uint8_t)(x)) << CMT_CGH2_SH_SHIFT)) & CMT_CGH2_SH_MASK)
#define CMT_CGH2_SH CMT_CGH2_SH_MASK
/*! @name CGL2 - CMT Carrier Generator Low Data Register 2 */
#define CMT_CGL2_SL_MASK (0xFFU)
#define CMT_CGL2_SL_SHIFT (0U)
#define CMT_CGL2_SL_SET(x) (((uint8_t)(((uint8_t)(x)) << CMT_CGL2_SL_SHIFT)) & CMT_CGL2_SL_MASK)
#define CMT_CGL2_SL CMT_CGL2_SL_MASK
/*! @name OC - CMT Output Control Register */
#define CMT_OC_IROPEN_MASK (0x20U)
#define CMT_OC_IROPEN_SHIFT (5U)
#define CMT_OC_IROPEN_SET(x) (((uint8_t)(((uint8_t)(x)) << CMT_OC_IROPEN_SHIFT)) & CMT_OC_IROPEN_MASK)
#define CMT_OC_IROPEN CMT_OC_IROPEN_MASK
#define CMT_OC_CMTPOL_MASK (0x40U)
#define CMT_OC_CMTPOL_SHIFT (6U)
#define CMT_OC_CMTPOL_SET(x) (((uint8_t)(((uint8_t)(x)) << CMT_OC_CMTPOL_SHIFT)) & CMT_OC_CMTPOL_MASK)
#define CMT_OC_CMTPOL CMT_OC_CMTPOL_MASK
#define CMT_OC_IROL_MASK (0x80U)
#define CMT_OC_IROL_SHIFT (7U)
#define CMT_OC_IROL_SET(x) (((uint8_t)(((uint8_t)(x)) << CMT_OC_IROL_SHIFT)) & CMT_OC_IROL_MASK)
#define CMT_OC_IROL CMT_OC_IROL_MASK
/*! @name MSC - CMT Modulator Status and Control Register */
#define CMT_MSC_MCGEN_MASK (0x1U)
#define CMT_MSC_MCGEN_SHIFT (0U)
#define CMT_MSC_MCGEN_SET(x) (((uint8_t)(((uint8_t)(x)) << CMT_MSC_MCGEN_SHIFT)) & CMT_MSC_MCGEN_MASK)
#define CMT_MSC_MCGEN CMT_MSC_MCGEN_MASK
#define CMT_MSC_EOCIE_MASK (0x2U)
#define CMT_MSC_EOCIE_SHIFT (1U)
#define CMT_MSC_EOCIE_SET(x) (((uint8_t)(((uint8_t)(x)) << CMT_MSC_EOCIE_SHIFT)) & CMT_MSC_EOCIE_MASK)
#define CMT_MSC_EOCIE CMT_MSC_EOCIE_MASK
#define CMT_MSC_FSK_MASK (0x4U)
#define CMT_MSC_FSK_SHIFT (2U)
#define CMT_MSC_FSK_SET(x) (((uint8_t)(((uint8_t)(x)) << CMT_MSC_FSK_SHIFT)) & CMT_MSC_FSK_MASK)
#define CMT_MSC_FSK CMT_MSC_FSK_MASK
#define CMT_MSC_BASE_MASK (0x8U)
#define CMT_MSC_BASE_SHIFT (3U)
#define CMT_MSC_BASE_SET(x) (((uint8_t)(((uint8_t)(x)) << CMT_MSC_BASE_SHIFT)) & CMT_MSC_BASE_MASK)
#define CMT_MSC_BASE CMT_MSC_BASE_MASK
#define CMT_MSC_EXSPC_MASK (0x10U)
#define CMT_MSC_EXSPC_SHIFT (4U)
#define CMT_MSC_EXSPC_SET(x) (((uint8_t)(((uint8_t)(x)) << CMT_MSC_EXSPC_SHIFT)) & CMT_MSC_EXSPC_MASK)
#define CMT_MSC_EXSPC CMT_MSC_EXSPC_MASK
#define CMT_MSC_CMTDIV_MASK (0x60U)
#define CMT_MSC_CMTDIV_SHIFT (5U)
#define CMT_MSC_CMTDIV_SET(x) (((uint8_t)(((uint8_t)(x)) << CMT_MSC_CMTDIV_SHIFT)) & CMT_MSC_CMTDIV_MASK)
#define CMT_MSC_CMTDIV CMT_MSC_CMTDIV_MASK
#define CMT_MSC_EOCF_MASK (0x80U)
#define CMT_MSC_EOCF_SHIFT (7U)
#define CMT_MSC_EOCF_SET(x) (((uint8_t)(((uint8_t)(x)) << CMT_MSC_EOCF_SHIFT)) & CMT_MSC_EOCF_MASK)
#define CMT_MSC_EOCF CMT_MSC_EOCF_MASK
/*! @name CMD1 - CMT Modulator Data Register Mark High */
#define CMT_CMD1_MB_MASK (0xFFU)
#define CMT_CMD1_MB_SHIFT (0U)
#define CMT_CMD1_MB_SET(x) (((uint8_t)(((uint8_t)(x)) << CMT_CMD1_MB_SHIFT)) & CMT_CMD1_MB_MASK)
#define CMT_CMD1_MB CMT_CMD1_MB_MASK
/*! @name CMD2 - CMT Modulator Data Register Mark Low */
#define CMT_CMD2_MB_MASK (0xFFU)
#define CMT_CMD2_MB_SHIFT (0U)
#define CMT_CMD2_MB_SET(x) (((uint8_t)(((uint8_t)(x)) << CMT_CMD2_MB_SHIFT)) & CMT_CMD2_MB_MASK)
#define CMT_CMD2_MB CMT_CMD2_MB_MASK
/*! @name CMD3 - CMT Modulator Data Register Space High */
#define CMT_CMD3_SB_MASK (0xFFU)
#define CMT_CMD3_SB_SHIFT (0U)
#define CMT_CMD3_SB_SET(x) (((uint8_t)(((uint8_t)(x)) << CMT_CMD3_SB_SHIFT)) & CMT_CMD3_SB_MASK)
#define CMT_CMD3_SB CMT_CMD3_SB_MASK
/*! @name CMD4 - CMT Modulator Data Register Space Low */
#define CMT_CMD4_SB_MASK (0xFFU)
#define CMT_CMD4_SB_SHIFT (0U)
#define CMT_CMD4_SB_SET(x) (((uint8_t)(((uint8_t)(x)) << CMT_CMD4_SB_SHIFT)) & CMT_CMD4_SB_MASK)
#define CMT_CMD4_SB CMT_CMD4_SB_MASK
/*! @name PPS - CMT Primary Prescaler Register */
#define CMT_PPS_PPSDIV_MASK (0xFU)
#define CMT_PPS_PPSDIV_SHIFT (0U)
#define CMT_PPS_PPSDIV_SET(x) (((uint8_t)(((uint8_t)(x)) << CMT_PPS_PPSDIV_SHIFT)) & CMT_PPS_PPSDIV_MASK)
#define CMT_PPS_PPSDIV CMT_PPS_PPSDIV_MASK
/*! @name DMA - CMT Direct Memory Access Register */
#define CMT_DMA_DMA_MASK (0x1U)
#define CMT_DMA_DMA_SHIFT (0U)
#define CMT_DMA_DMA_SET(x) (((uint8_t)(((uint8_t)(x)) << CMT_DMA_DMA_SHIFT)) & CMT_DMA_DMA_MASK)
#define CMT_DMA_DMA CMT_DMA_DMA_MASK
/*!
* @}
*/ /* end of group CMT_Register_Masks */
/* CMT - Peripheral instance base addresses */
/** Peripheral CMT base address */
#define CMT_BASE (0x40062000u)
/** Peripheral CMT base pointer */
#define CMT ((CMT_TypeDef *)CMT_BASE)
/** Array initializer of CMT peripheral base addresses */
#define CMT_BASE_ADDRS { CMT_BASE }
/** Array initializer of CMT peripheral base pointers */
#define CMT_BASE_PTRS { CMT }
/** Interrupt vectors for the CMT peripheral type */
#define CMT_IRQS { CMT_IRQn }
/*!
* @}
*/ /* end of group CMT_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- CRC Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup CRC_Peripheral_Access_Layer CRC Peripheral Access Layer
* @{
*/
/** CRC - Register Layout Typedef */
typedef struct {
union { /* offset: 0x0 */
struct { /* offset: 0x0 */
__IO uint16_t DATAL; /**< CRC_DATAL register., offset: 0x0 */
__IO uint16_t DATAH; /**< CRC_DATAH register., offset: 0x2 */
} ACCESS16BIT;
__IO uint32_t DATA; /**< CRC Data register, offset: 0x0 */
struct { /* offset: 0x0 */
__IO uint8_t DATALL; /**< CRC_DATALL register., offset: 0x0 */
__IO uint8_t DATALU; /**< CRC_DATALU register., offset: 0x1 */
__IO uint8_t DATAHL; /**< CRC_DATAHL register., offset: 0x2 */
__IO uint8_t DATAHU; /**< CRC_DATAHU register., offset: 0x3 */
} ACCESS8BIT;
};
union { /* offset: 0x4 */
struct { /* offset: 0x4 */
__IO uint16_t GPOLYL; /**< CRC_GPOLYL register., offset: 0x4 */
__IO uint16_t GPOLYH; /**< CRC_GPOLYH register., offset: 0x6 */
} GPOLY_ACCESS16BIT;
__IO uint32_t GPOLY; /**< CRC Polynomial register, offset: 0x4 */
struct { /* offset: 0x4 */
__IO uint8_t GPOLYLL; /**< CRC_GPOLYLL register., offset: 0x4 */
__IO uint8_t GPOLYLU; /**< CRC_GPOLYLU register., offset: 0x5 */
__IO uint8_t GPOLYHL; /**< CRC_GPOLYHL register., offset: 0x6 */
__IO uint8_t GPOLYHU; /**< CRC_GPOLYHU register., offset: 0x7 */
} GPOLY_ACCESS8BIT;
};
union { /* offset: 0x8 */
__IO uint32_t CTRL; /**< CRC Control register, offset: 0x8 */
struct { /* offset: 0x8 */
uint8_t RESERVED_0[3];
__IO uint8_t CTRLHU; /**< CRC_CTRLHU register., offset: 0xB */
} CTRL_ACCESS8BIT;
};
} CRC_TypeDef;
/* ----------------------------------------------------------------------------
-- CRC Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup CRC_Register_Masks CRC Register Masks
* @{
*/
/*! @name DATAL - CRC_DATAL register. */
#define CRC_DATAL_DATAL_MASK (0xFFFFU)
#define CRC_DATAL_DATAL_SHIFT (0U)
#define CRC_DATAL_DATAL_SET(x) (((uint16_t)(((uint16_t)(x)) << CRC_DATAL_DATAL_SHIFT)) & CRC_DATAL_DATAL_MASK)
#define CRC_DATAL_DATAL CRC_DATAL_DATAL_MASK
/*! @name DATAH - CRC_DATAH register. */
#define CRC_DATAH_DATAH_MASK (0xFFFFU)
#define CRC_DATAH_DATAH_SHIFT (0U)
#define CRC_DATAH_DATAH_SET(x) (((uint16_t)(((uint16_t)(x)) << CRC_DATAH_DATAH_SHIFT)) & CRC_DATAH_DATAH_MASK)
#define CRC_DATAH_DATAH CRC_DATAH_DATAH_MASK
/*! @name DATA - CRC Data register */
#define CRC_DATA_LL_MASK (0xFFU)
#define CRC_DATA_LL_SHIFT (0U)
#define CRC_DATA_LL_SET(x) (((uint32_t)(((uint32_t)(x)) << CRC_DATA_LL_SHIFT)) & CRC_DATA_LL_MASK)
#define CRC_DATA_LL CRC_DATA_LL_MASK
#define CRC_DATA_LU_MASK (0xFF00U)
#define CRC_DATA_LU_SHIFT (8U)
#define CRC_DATA_LU_SET(x) (((uint32_t)(((uint32_t)(x)) << CRC_DATA_LU_SHIFT)) & CRC_DATA_LU_MASK)
#define CRC_DATA_LU CRC_DATA_LU_MASK
#define CRC_DATA_HL_MASK (0xFF0000U)
#define CRC_DATA_HL_SHIFT (16U)
#define CRC_DATA_HL_SET(x) (((uint32_t)(((uint32_t)(x)) << CRC_DATA_HL_SHIFT)) & CRC_DATA_HL_MASK)
#define CRC_DATA_HL CRC_DATA_HL_MASK
#define CRC_DATA_HU_MASK (0xFF000000U)
#define CRC_DATA_HU_SHIFT (24U)
#define CRC_DATA_HU_SET(x) (((uint32_t)(((uint32_t)(x)) << CRC_DATA_HU_SHIFT)) & CRC_DATA_HU_MASK)
#define CRC_DATA_HU CRC_DATA_HU_MASK
/*! @name DATALL - CRC_DATALL register. */
#define CRC_DATALL_DATALL_MASK (0xFFU)
#define CRC_DATALL_DATALL_SHIFT (0U)
#define CRC_DATALL_DATALL_SET(x) (((uint8_t)(((uint8_t)(x)) << CRC_DATALL_DATALL_SHIFT)) & CRC_DATALL_DATALL_MASK)
#define CRC_DATALL_DATALL CRC_DATALL_DATALL_MASK
/*! @name DATALU - CRC_DATALU register. */
#define CRC_DATALU_DATALU_MASK (0xFFU)
#define CRC_DATALU_DATALU_SHIFT (0U)
#define CRC_DATALU_DATALU_SET(x) (((uint8_t)(((uint8_t)(x)) << CRC_DATALU_DATALU_SHIFT)) & CRC_DATALU_DATALU_MASK)
#define CRC_DATALU_DATALU CRC_DATALU_DATALU_MASK
/*! @name DATAHL - CRC_DATAHL register. */
#define CRC_DATAHL_DATAHL_MASK (0xFFU)
#define CRC_DATAHL_DATAHL_SHIFT (0U)
#define CRC_DATAHL_DATAHL_SET(x) (((uint8_t)(((uint8_t)(x)) << CRC_DATAHL_DATAHL_SHIFT)) & CRC_DATAHL_DATAHL_MASK)
#define CRC_DATAHL_DATAHL CRC_DATAHL_DATAHL_MASK
/*! @name DATAHU - CRC_DATAHU register. */
#define CRC_DATAHU_DATAHU_MASK (0xFFU)
#define CRC_DATAHU_DATAHU_SHIFT (0U)
#define CRC_DATAHU_DATAHU_SET(x) (((uint8_t)(((uint8_t)(x)) << CRC_DATAHU_DATAHU_SHIFT)) & CRC_DATAHU_DATAHU_MASK)
#define CRC_DATAHU_DATAHU CRC_DATAHU_DATAHU_MASK
/*! @name GPOLYL - CRC_GPOLYL register. */
#define CRC_GPOLYL_GPOLYL_MASK (0xFFFFU)
#define CRC_GPOLYL_GPOLYL_SHIFT (0U)
#define CRC_GPOLYL_GPOLYL_SET(x) (((uint16_t)(((uint16_t)(x)) << CRC_GPOLYL_GPOLYL_SHIFT)) & CRC_GPOLYL_GPOLYL_MASK)
#define CRC_GPOLYL_GPOLYL CRC_GPOLYL_GPOLYL_MASK
/*! @name GPOLYH - CRC_GPOLYH register. */
#define CRC_GPOLYH_GPOLYH_MASK (0xFFFFU)
#define CRC_GPOLYH_GPOLYH_SHIFT (0U)
#define CRC_GPOLYH_GPOLYH_SET(x) (((uint16_t)(((uint16_t)(x)) << CRC_GPOLYH_GPOLYH_SHIFT)) & CRC_GPOLYH_GPOLYH_MASK)
#define CRC_GPOLYH_GPOLYH CRC_GPOLYH_GPOLYH_MASK
/*! @name GPOLY - CRC Polynomial register */
#define CRC_GPOLY_LOW_MASK (0xFFFFU)
#define CRC_GPOLY_LOW_SHIFT (0U)
#define CRC_GPOLY_LOW_SET(x) (((uint32_t)(((uint32_t)(x)) << CRC_GPOLY_LOW_SHIFT)) & CRC_GPOLY_LOW_MASK)
#define CRC_GPOLY_LOW CRC_GPOLY_LOW_MASK
#define CRC_GPOLY_HIGH_MASK (0xFFFF0000U)
#define CRC_GPOLY_HIGH_SHIFT (16U)
#define CRC_GPOLY_HIGH_SET(x) (((uint32_t)(((uint32_t)(x)) << CRC_GPOLY_HIGH_SHIFT)) & CRC_GPOLY_HIGH_MASK)
#define CRC_GPOLY_HIGH CRC_GPOLY_HIGH_MASK
/*! @name GPOLYLL - CRC_GPOLYLL register. */
#define CRC_GPOLYLL_GPOLYLL_MASK (0xFFU)
#define CRC_GPOLYLL_GPOLYLL_SHIFT (0U)
#define CRC_GPOLYLL_GPOLYLL_SET(x) (((uint8_t)(((uint8_t)(x)) << CRC_GPOLYLL_GPOLYLL_SHIFT)) & CRC_GPOLYLL_GPOLYLL_MASK)
#define CRC_GPOLYLL_GPOLYLL CRC_GPOLYLL_GPOLYLL_MASK
/*! @name GPOLYLU - CRC_GPOLYLU register. */
#define CRC_GPOLYLU_GPOLYLU_MASK (0xFFU)
#define CRC_GPOLYLU_GPOLYLU_SHIFT (0U)
#define CRC_GPOLYLU_GPOLYLU_SET(x) (((uint8_t)(((uint8_t)(x)) << CRC_GPOLYLU_GPOLYLU_SHIFT)) & CRC_GPOLYLU_GPOLYLU_MASK)
#define CRC_GPOLYLU_GPOLYLU CRC_GPOLYLU_GPOLYLU_MASK
/*! @name GPOLYHL - CRC_GPOLYHL register. */
#define CRC_GPOLYHL_GPOLYHL_MASK (0xFFU)
#define CRC_GPOLYHL_GPOLYHL_SHIFT (0U)
#define CRC_GPOLYHL_GPOLYHL_SET(x) (((uint8_t)(((uint8_t)(x)) << CRC_GPOLYHL_GPOLYHL_SHIFT)) & CRC_GPOLYHL_GPOLYHL_MASK)
#define CRC_GPOLYHL_GPOLYHL CRC_GPOLYHL_GPOLYHL_MASK
/*! @name GPOLYHU - CRC_GPOLYHU register. */
#define CRC_GPOLYHU_GPOLYHU_MASK (0xFFU)
#define CRC_GPOLYHU_GPOLYHU_SHIFT (0U)
#define CRC_GPOLYHU_GPOLYHU_SET(x) (((uint8_t)(((uint8_t)(x)) << CRC_GPOLYHU_GPOLYHU_SHIFT)) & CRC_GPOLYHU_GPOLYHU_MASK)
#define CRC_GPOLYHU_GPOLYHU CRC_GPOLYHU_GPOLYHU_MASK
/*! @name CTRL - CRC Control register */
#define CRC_CTRL_TCRC_MASK (0x1000000U)
#define CRC_CTRL_TCRC_SHIFT (24U)
#define CRC_CTRL_TCRC_SET(x) (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_TCRC_SHIFT)) & CRC_CTRL_TCRC_MASK)
#define CRC_CTRL_TCRC CRC_CTRL_TCRC_MASK
#define CRC_CTRL_WAS_MASK (0x2000000U)
#define CRC_CTRL_WAS_SHIFT (25U)
#define CRC_CTRL_WAS_SET(x) (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_WAS_SHIFT)) & CRC_CTRL_WAS_MASK)
#define CRC_CTRL_WAS CRC_CTRL_WAS_MASK
#define CRC_CTRL_FXOR_MASK (0x4000000U)
#define CRC_CTRL_FXOR_SHIFT (26U)
#define CRC_CTRL_FXOR_SET(x) (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_FXOR_SHIFT)) & CRC_CTRL_FXOR_MASK)
#define CRC_CTRL_FXOR CRC_CTRL_FXOR_MASK
#define CRC_CTRL_TOTR_MASK (0x30000000U)
#define CRC_CTRL_TOTR_SHIFT (28U)
#define CRC_CTRL_TOTR_SET(x) (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_TOTR_SHIFT)) & CRC_CTRL_TOTR_MASK)
#define CRC_CTRL_TOTR CRC_CTRL_TOTR_MASK
#define CRC_CTRL_TOT_MASK (0xC0000000U)
#define CRC_CTRL_TOT_SHIFT (30U)
#define CRC_CTRL_TOT_SET(x) (((uint32_t)(((uint32_t)(x)) << CRC_CTRL_TOT_SHIFT)) & CRC_CTRL_TOT_MASK)
#define CRC_CTRL_TOT CRC_CTRL_TOT_MASK
/*! @name CTRLHU - CRC_CTRLHU register. */
#define CRC_CTRLHU_TCRC_MASK (0x1U)
#define CRC_CTRLHU_TCRC_SHIFT (0U)
#define CRC_CTRLHU_TCRC_SET(x) (((uint8_t)(((uint8_t)(x)) << CRC_CTRLHU_TCRC_SHIFT)) & CRC_CTRLHU_TCRC_MASK)
#define CRC_CTRLHU_TCRC CRC_CTRLHU_TCRC_MASK
#define CRC_CTRLHU_WAS_MASK (0x2U)
#define CRC_CTRLHU_WAS_SHIFT (1U)
#define CRC_CTRLHU_WAS_SET(x) (((uint8_t)(((uint8_t)(x)) << CRC_CTRLHU_WAS_SHIFT)) & CRC_CTRLHU_WAS_MASK)
#define CRC_CTRLHU_WAS CRC_CTRLHU_WAS_MASK
#define CRC_CTRLHU_FXOR_MASK (0x4U)
#define CRC_CTRLHU_FXOR_SHIFT (2U)
#define CRC_CTRLHU_FXOR_SET(x) (((uint8_t)(((uint8_t)(x)) << CRC_CTRLHU_FXOR_SHIFT)) & CRC_CTRLHU_FXOR_MASK)
#define CRC_CTRLHU_FXOR CRC_CTRLHU_FXOR_MASK
#define CRC_CTRLHU_TOTR_MASK (0x30U)
#define CRC_CTRLHU_TOTR_SHIFT (4U)
#define CRC_CTRLHU_TOTR_SET(x) (((uint8_t)(((uint8_t)(x)) << CRC_CTRLHU_TOTR_SHIFT)) & CRC_CTRLHU_TOTR_MASK)
#define CRC_CTRLHU_TOTR CRC_CTRLHU_TOTR_MASK
#define CRC_CTRLHU_TOT_MASK (0xC0U)
#define CRC_CTRLHU_TOT_SHIFT (6U)
#define CRC_CTRLHU_TOT_SET(x) (((uint8_t)(((uint8_t)(x)) << CRC_CTRLHU_TOT_SHIFT)) & CRC_CTRLHU_TOT_MASK)
#define CRC_CTRLHU_TOT CRC_CTRLHU_TOT_MASK
/*!
* @}
*/ /* end of group CRC_Register_Masks */
/* CRC - Peripheral instance base addresses */
/** Peripheral CRC base address */
#define CRC_BASE (0x40032000u)
/** Peripheral CRC base pointer */
#define CRC0 ((CRC_TypeDef *)CRC_BASE)
/** Array initializer of CRC peripheral base addresses */
#define CRC_BASE_ADDRS { CRC_BASE }
/** Array initializer of CRC peripheral base pointers */
#define CRC_BASE_PTRS { CRC0 }
/*!
* @}
*/ /* end of group CRC_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- DAC Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup DAC_Peripheral_Access_Layer DAC Peripheral Access Layer
* @{
*/
/** DAC - Register Layout Typedef */
typedef struct {
struct { /* offset: 0x0, array step: 0x2 */
__IO uint8_t DATL; /**< DAC Data Low Register, array offset: 0x0, array step: 0x2 */
__IO uint8_t DATH; /**< DAC Data High Register, array offset: 0x1, array step: 0x2 */
} DAT[16];
__IO uint8_t SR; /**< DAC Status Register, offset: 0x20 */
__IO uint8_t C0; /**< DAC Control Register, offset: 0x21 */
__IO uint8_t C1; /**< DAC Control Register 1, offset: 0x22 */
__IO uint8_t C2; /**< DAC Control Register 2, offset: 0x23 */
} DAC_TypeDef;
/* ----------------------------------------------------------------------------
-- DAC Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup DAC_Register_Masks DAC Register Masks
* @{
*/
/*! @name DATL - DAC Data Low Register */
#define DAC_DATL_DATA0_MASK (0xFFU)
#define DAC_DATL_DATA0_SHIFT (0U)
#define DAC_DATL_DATA0_SET(x) (((uint8_t)(((uint8_t)(x)) << DAC_DATL_DATA0_SHIFT)) & DAC_DATL_DATA0_MASK)
#define DAC_DATL_DATA0 DAC_DATL_DATA0_MASK
/* The count of DAC_DATL */
#define DAC_DATL_COUNT (16U)
/*! @name DATH - DAC Data High Register */
#define DAC_DATH_DATA1_MASK (0xFU)
#define DAC_DATH_DATA1_SHIFT (0U)
#define DAC_DATH_DATA1_SET(x) (((uint8_t)(((uint8_t)(x)) << DAC_DATH_DATA1_SHIFT)) & DAC_DATH_DATA1_MASK)
#define DAC_DATH_DATA1 DAC_DATH_DATA1_MASK
/* The count of DAC_DATH */
#define DAC_DATH_COUNT (16U)
/*! @name SR - DAC Status Register */
#define DAC_SR_DACBFRPBF_MASK (0x1U)
#define DAC_SR_DACBFRPBF_SHIFT (0U)
#define DAC_SR_DACBFRPBF_SET(x) (((uint8_t)(((uint8_t)(x)) << DAC_SR_DACBFRPBF_SHIFT)) & DAC_SR_DACBFRPBF_MASK)
#define DAC_SR_DACBFRPBF DAC_SR_DACBFRPBF_MASK
#define DAC_SR_DACBFRPTF_MASK (0x2U)
#define DAC_SR_DACBFRPTF_SHIFT (1U)
#define DAC_SR_DACBFRPTF_SET(x) (((uint8_t)(((uint8_t)(x)) << DAC_SR_DACBFRPTF_SHIFT)) & DAC_SR_DACBFRPTF_MASK)
#define DAC_SR_DACBFRPTF DAC_SR_DACBFRPTF_MASK
#define DAC_SR_DACBFWMF_MASK (0x4U)
#define DAC_SR_DACBFWMF_SHIFT (2U)
#define DAC_SR_DACBFWMF_SET(x) (((uint8_t)(((uint8_t)(x)) << DAC_SR_DACBFWMF_SHIFT)) & DAC_SR_DACBFWMF_MASK)
#define DAC_SR_DACBFWMF DAC_SR_DACBFWMF_MASK
/*! @name C0 - DAC Control Register */
#define DAC_C0_DACBBIEN_MASK (0x1U)
#define DAC_C0_DACBBIEN_SHIFT (0U)
#define DAC_C0_DACBBIEN_SET(x) (((uint8_t)(((uint8_t)(x)) << DAC_C0_DACBBIEN_SHIFT)) & DAC_C0_DACBBIEN_MASK)
#define DAC_C0_DACBBIEN DAC_C0_DACBBIEN_MASK
#define DAC_C0_DACBTIEN_MASK (0x2U)
#define DAC_C0_DACBTIEN_SHIFT (1U)
#define DAC_C0_DACBTIEN_SET(x) (((uint8_t)(((uint8_t)(x)) << DAC_C0_DACBTIEN_SHIFT)) & DAC_C0_DACBTIEN_MASK)
#define DAC_C0_DACBTIEN DAC_C0_DACBTIEN_MASK
#define DAC_C0_DACBWIEN_MASK (0x4U)
#define DAC_C0_DACBWIEN_SHIFT (2U)
#define DAC_C0_DACBWIEN_SET(x) (((uint8_t)(((uint8_t)(x)) << DAC_C0_DACBWIEN_SHIFT)) & DAC_C0_DACBWIEN_MASK)
#define DAC_C0_DACBWIEN DAC_C0_DACBWIEN_MASK
#define DAC_C0_LPEN_MASK (0x8U)
#define DAC_C0_LPEN_SHIFT (3U)
#define DAC_C0_LPEN_SET(x) (((uint8_t)(((uint8_t)(x)) << DAC_C0_LPEN_SHIFT)) & DAC_C0_LPEN_MASK)
#define DAC_C0_LPEN DAC_C0_LPEN_MASK
#define DAC_C0_DACSWTRG_MASK (0x10U)
#define DAC_C0_DACSWTRG_SHIFT (4U)
#define DAC_C0_DACSWTRG_SET(x) (((uint8_t)(((uint8_t)(x)) << DAC_C0_DACSWTRG_SHIFT)) & DAC_C0_DACSWTRG_MASK)
#define DAC_C0_DACSWTRG DAC_C0_DACSWTRG_MASK
#define DAC_C0_DACTRGSEL_MASK (0x20U)
#define DAC_C0_DACTRGSEL_SHIFT (5U)
#define DAC_C0_DACTRGSEL_SET(x) (((uint8_t)(((uint8_t)(x)) << DAC_C0_DACTRGSEL_SHIFT)) & DAC_C0_DACTRGSEL_MASK)
#define DAC_C0_DACTRGSEL DAC_C0_DACTRGSEL_MASK
#define DAC_C0_DACRFS_MASK (0x40U)
#define DAC_C0_DACRFS_SHIFT (6U)
#define DAC_C0_DACRFS_SET(x) (((uint8_t)(((uint8_t)(x)) << DAC_C0_DACRFS_SHIFT)) & DAC_C0_DACRFS_MASK)
#define DAC_C0_DACRFS DAC_C0_DACRFS_MASK
#define DAC_C0_DACEN_MASK (0x80U)
#define DAC_C0_DACEN_SHIFT (7U)
#define DAC_C0_DACEN_SET(x) (((uint8_t)(((uint8_t)(x)) << DAC_C0_DACEN_SHIFT)) & DAC_C0_DACEN_MASK)
#define DAC_C0_DACEN DAC_C0_DACEN_MASK
/*! @name C1 - DAC Control Register 1 */
#define DAC_C1_DACBFEN_MASK (0x1U)
#define DAC_C1_DACBFEN_SHIFT (0U)
#define DAC_C1_DACBFEN_SET(x) (((uint8_t)(((uint8_t)(x)) << DAC_C1_DACBFEN_SHIFT)) & DAC_C1_DACBFEN_MASK)
#define DAC_C1_DACBFEN DAC_C1_DACBFEN_MASK
#define DAC_C1_DACBFMD_MASK (0x6U)
#define DAC_C1_DACBFMD_SHIFT (1U)
#define DAC_C1_DACBFMD(x) (((uint8_t)(((uint8_t)(x)) << DAC_C1_DACBFMD_SHIFT)) & DAC_C1_DACBFMD_MASK)
#define DAC_C1_DACBFWM_MASK (0x18U)
#define DAC_C1_DACBFWM_SHIFT (3U)
#define DAC_C1_DACBFWM(x) (((uint8_t)(((uint8_t)(x)) << DAC_C1_DACBFWM_SHIFT)) & DAC_C1_DACBFWM_MASK)
#define DAC_C1_DMAEN_MASK (0x80U)
#define DAC_C1_DMAEN_SHIFT (7U)
#define DAC_C1_DMAEN_SET(x) (((uint8_t)(((uint8_t)(x)) << DAC_C1_DMAEN_SHIFT)) & DAC_C1_DMAEN_MASK)
#define DAC_C1_DMAEN DAC_C1_DMAEN_MASK
/*! @name C2 - DAC Control Register 2 */
#define DAC_C2_DACBFUP_MASK (0xFU)
#define DAC_C2_DACBFUP_SHIFT (0U)
#define DAC_C2_DACBFUP(x) (((uint8_t)(((uint8_t)(x)) << DAC_C2_DACBFUP_SHIFT)) & DAC_C2_DACBFUP_MASK)
#define DAC_C2_DACBFRP_MASK (0xF0U)
#define DAC_C2_DACBFRP_SHIFT (4U)
#define DAC_C2_DACBFRP(x) (((uint8_t)(((uint8_t)(x)) << DAC_C2_DACBFRP_SHIFT)) & DAC_C2_DACBFRP_MASK)
/*!
* @}
*/ /* end of group DAC_Register_Masks */
/* DAC - Peripheral instance base addresses */
/** Peripheral DAC0 base address */
#define DAC0_BASE (0x400CC000u)
/** Peripheral DAC0 base pointer */
#define DAC0 ((DAC_TypeDef *)DAC0_BASE)
/** Peripheral DAC1 base address */
#define DAC1_BASE (0x400CD000u)
/** Peripheral DAC1 base pointer */
#define DAC1 ((DAC_TypeDef *)DAC1_BASE)
/** Array initializer of DAC peripheral base addresses */
#define DAC_BASE_ADDRS { DAC0_BASE, DAC1_BASE }
/** Array initializer of DAC peripheral base pointers */
#define DAC_BASE_PTRS { DAC0, DAC1 }
/** Interrupt vectors for the DAC peripheral type */
#define DAC_IRQS { DAC0_IRQn, DAC1_IRQn }
/*!
* @}
*/ /* end of group DAC_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- DMA Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup DMA_Peripheral_Access_Layer DMA Peripheral Access Layer
* @{
*/
/** DMA - Register Layout Typedef */
typedef struct {
__IO uint32_t CR; /**< Control Register, offset: 0x0 */
__I uint32_t ES; /**< Error Status Register, offset: 0x4 */
uint8_t RESERVED_0[4];
__IO uint32_t ERQ; /**< Enable Request Register, offset: 0xC */
uint8_t RESERVED_1[4];
__IO uint32_t EEI; /**< Enable Error Interrupt Register, offset: 0x14 */
__O uint8_t CEEI; /**< Clear Enable Error Interrupt Register, offset: 0x18 */
__O uint8_t SEEI; /**< Set Enable Error Interrupt Register, offset: 0x19 */
__O uint8_t CERQ; /**< Clear Enable Request Register, offset: 0x1A */
__O uint8_t SERQ; /**< Set Enable Request Register, offset: 0x1B */
__O uint8_t CDNE; /**< Clear DONE Status Bit Register, offset: 0x1C */
__O uint8_t SSRT; /**< Set START Bit Register, offset: 0x1D */
__O uint8_t CERR; /**< Clear Error Register, offset: 0x1E */
__O uint8_t CINT; /**< Clear Interrupt Request Register, offset: 0x1F */
uint8_t RESERVED_2[4];
__IO uint32_t INT; /**< Interrupt Request Register, offset: 0x24 */
uint8_t RESERVED_3[4];
__IO uint32_t ERR; /**< Error Register, offset: 0x2C */
uint8_t RESERVED_4[4];
__I uint32_t HRS; /**< Hardware Request Status Register, offset: 0x34 */
uint8_t RESERVED_5[12];
__IO uint32_t EARS; /**< Enable Asynchronous Request in Stop Register, offset: 0x44 */
uint8_t RESERVED_6[184];
__IO uint8_t DCHPRI3; /**< Channel n Priority Register, offset: 0x100 */
__IO uint8_t DCHPRI2; /**< Channel n Priority Register, offset: 0x101 */
__IO uint8_t DCHPRI1; /**< Channel n Priority Register, offset: 0x102 */
__IO uint8_t DCHPRI0; /**< Channel n Priority Register, offset: 0x103 */
__IO uint8_t DCHPRI7; /**< Channel n Priority Register, offset: 0x104 */
__IO uint8_t DCHPRI6; /**< Channel n Priority Register, offset: 0x105 */
__IO uint8_t DCHPRI5; /**< Channel n Priority Register, offset: 0x106 */
__IO uint8_t DCHPRI4; /**< Channel n Priority Register, offset: 0x107 */
__IO uint8_t DCHPRI11; /**< Channel n Priority Register, offset: 0x108 */
__IO uint8_t DCHPRI10; /**< Channel n Priority Register, offset: 0x109 */
__IO uint8_t DCHPRI9; /**< Channel n Priority Register, offset: 0x10A */
__IO uint8_t DCHPRI8; /**< Channel n Priority Register, offset: 0x10B */
__IO uint8_t DCHPRI15; /**< Channel n Priority Register, offset: 0x10C */
__IO uint8_t DCHPRI14; /**< Channel n Priority Register, offset: 0x10D */
__IO uint8_t DCHPRI13; /**< Channel n Priority Register, offset: 0x10E */
__IO uint8_t DCHPRI12; /**< Channel n Priority Register, offset: 0x10F */
__IO uint8_t DCHPRI19; /**< Channel n Priority Register, offset: 0x110 */
__IO uint8_t DCHPRI18; /**< Channel n Priority Register, offset: 0x111 */
__IO uint8_t DCHPRI17; /**< Channel n Priority Register, offset: 0x112 */
__IO uint8_t DCHPRI16; /**< Channel n Priority Register, offset: 0x113 */
__IO uint8_t DCHPRI23; /**< Channel n Priority Register, offset: 0x114 */
__IO uint8_t DCHPRI22; /**< Channel n Priority Register, offset: 0x115 */
__IO uint8_t DCHPRI21; /**< Channel n Priority Register, offset: 0x116 */
__IO uint8_t DCHPRI20; /**< Channel n Priority Register, offset: 0x117 */
__IO uint8_t DCHPRI27; /**< Channel n Priority Register, offset: 0x118 */
__IO uint8_t DCHPRI26; /**< Channel n Priority Register, offset: 0x119 */
__IO uint8_t DCHPRI25; /**< Channel n Priority Register, offset: 0x11A */
__IO uint8_t DCHPRI24; /**< Channel n Priority Register, offset: 0x11B */
__IO uint8_t DCHPRI31; /**< Channel n Priority Register, offset: 0x11C */
__IO uint8_t DCHPRI30; /**< Channel n Priority Register, offset: 0x11D */
__IO uint8_t DCHPRI29; /**< Channel n Priority Register, offset: 0x11E */
__IO uint8_t DCHPRI28; /**< Channel n Priority Register, offset: 0x11F */
uint8_t RESERVED_7[3808];
struct { /* offset: 0x1000, array step: 0x20 */
__IO uint32_t SADDR; /**< TCD Source Address, array offset: 0x1000, array step: 0x20 */
__IO uint16_t SOFF; /**< TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20 */
__IO uint16_t ATTR; /**< TCD Transfer Attributes, array offset: 0x1006, array step: 0x20 */
union { /* offset: 0x1008, array step: 0x20 */
__IO uint32_t NBYTES_MLNO; /**< TCD Minor Byte Count (Minor Loop Mapping Disabled), array offset: 0x1008, array step: 0x20 */
__IO uint32_t NBYTES_MLOFFNO; /**< TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20 */
__IO uint32_t NBYTES_MLOFFYES; /**< TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled), array offset: 0x1008, array step: 0x20 */
};
__IO uint32_t SLAST; /**< TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20 */
__IO uint32_t DADDR; /**< TCD Destination Address, array offset: 0x1010, array step: 0x20 */
__IO uint16_t DOFF; /**< TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20 */
union { /* offset: 0x1016, array step: 0x20 */
__IO uint16_t CITER_ELINKNO; /**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20 */
__IO uint16_t CITER_ELINKYES; /**< TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20 */
};
__IO uint32_t DLASTSGA; /**< TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20 */
__IO uint16_t CSR; /**< TCD Control and Status, array offset: 0x101C, array step: 0x20 */
union { /* offset: 0x101E, array step: 0x20 */
__IO uint16_t BITER_ELINKNO; /**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20 */
__IO uint16_t BITER_ELINKYES; /**< TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20 */
};
} TCD[32];
} DMA_TypeDef;
/* ----------------------------------------------------------------------------
-- DMA Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup DMA_Register_Masks DMA Register Masks
* @{
*/
/*! @name CR - Control Register */
#define DMA_CR_EDBG_MASK (0x2U)
#define DMA_CR_EDBG_SHIFT (1U)
#define DMA_CR_EDBG_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_EDBG_SHIFT)) & DMA_CR_EDBG_MASK)
#define DMA_CR_EDBG DMA_CR_EDBG_MASK
#define DMA_CR_ERCA_MASK (0x4U)
#define DMA_CR_ERCA_SHIFT (2U)
#define DMA_CR_ERCA_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_ERCA_SHIFT)) & DMA_CR_ERCA_MASK)
#define DMA_CR_ERCA DMA_CR_ERCA_MASK
#define DMA_CR_ERGA_MASK (0x8U)
#define DMA_CR_ERGA_SHIFT (3U)
#define DMA_CR_ERGA_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_ERGA_SHIFT)) & DMA_CR_ERGA_MASK)
#define DMA_CR_ERGA DMA_CR_ERGA_MASK
#define DMA_CR_HOE_MASK (0x10U)
#define DMA_CR_HOE_SHIFT (4U)
#define DMA_CR_HOE_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_HOE_SHIFT)) & DMA_CR_HOE_MASK)
#define DMA_CR_HOE DMA_CR_HOE_MASK
#define DMA_CR_HALT_MASK (0x20U)
#define DMA_CR_HALT_SHIFT (5U)
#define DMA_CR_HALT_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_HALT_SHIFT)) & DMA_CR_HALT_MASK)
#define DMA_CR_HALT DMA_CR_HALT_MASK
#define DMA_CR_CLM_MASK (0x40U)
#define DMA_CR_CLM_SHIFT (6U)
#define DMA_CR_CLM_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_CLM_SHIFT)) & DMA_CR_CLM_MASK)
#define DMA_CR_CLM DMA_CR_CLM_MASK
#define DMA_CR_EMLM_MASK (0x80U)
#define DMA_CR_EMLM_SHIFT (7U)
#define DMA_CR_EMLM_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_EMLM_SHIFT)) & DMA_CR_EMLM_MASK)
#define DMA_CR_EMLM DMA_CR_EMLM_MASK
#define DMA_CR_GRP0PRI_MASK (0x100U)
#define DMA_CR_GRP0PRI_SHIFT (8U)
#define DMA_CR_GRP0PRI_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_GRP0PRI_SHIFT)) & DMA_CR_GRP0PRI_MASK)
#define DMA_CR_GRP0PRI DMA_CR_GRP0PRI_MASK
#define DMA_CR_GRP1PRI_MASK (0x400U)
#define DMA_CR_GRP1PRI_SHIFT (10U)
#define DMA_CR_GRP1PRI_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_GRP1PRI_SHIFT)) & DMA_CR_GRP1PRI_MASK)
#define DMA_CR_GRP1PRI DMA_CR_GRP1PRI_MASK
#define DMA_CR_ECX_MASK (0x10000U)
#define DMA_CR_ECX_SHIFT (16U)
#define DMA_CR_ECX_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_ECX_SHIFT)) & DMA_CR_ECX_MASK)
#define DMA_CR_ECX DMA_CR_ECX_MASK
#define DMA_CR_CX_MASK (0x20000U)
#define DMA_CR_CX_SHIFT (17U)
#define DMA_CR_CX_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_CX_SHIFT)) & DMA_CR_CX_MASK)
#define DMA_CR_CX DMA_CR_CX_MASK
/*! @name ES - Error Status Register */
#define DMA_ES_DBE_MASK (0x1U)
#define DMA_ES_DBE_SHIFT (0U)
#define DMA_ES_DBE_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_DBE_SHIFT)) & DMA_ES_DBE_MASK)
#define DMA_ES_DBE DMA_ES_DBE_MASK
#define DMA_ES_SBE_MASK (0x2U)
#define DMA_ES_SBE_SHIFT (1U)
#define DMA_ES_SBE_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_SBE_SHIFT)) & DMA_ES_SBE_MASK)
#define DMA_ES_SBE DMA_ES_SBE_MASK
#define DMA_ES_SGE_MASK (0x4U)
#define DMA_ES_SGE_SHIFT (2U)
#define DMA_ES_SGE_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_SGE_SHIFT)) & DMA_ES_SGE_MASK)
#define DMA_ES_SGE DMA_ES_SGE_MASK
#define DMA_ES_NCE_MASK (0x8U)
#define DMA_ES_NCE_SHIFT (3U)
#define DMA_ES_NCE_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_NCE_SHIFT)) & DMA_ES_NCE_MASK)
#define DMA_ES_NCE DMA_ES_NCE_MASK
#define DMA_ES_DOE_MASK (0x10U)
#define DMA_ES_DOE_SHIFT (4U)
#define DMA_ES_DOE_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_DOE_SHIFT)) & DMA_ES_DOE_MASK)
#define DMA_ES_DOE DMA_ES_DOE_MASK
#define DMA_ES_DAE_MASK (0x20U)
#define DMA_ES_DAE_SHIFT (5U)
#define DMA_ES_DAE_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_DAE_SHIFT)) & DMA_ES_DAE_MASK)
#define DMA_ES_DAE DMA_ES_DAE_MASK
#define DMA_ES_SOE_MASK (0x40U)
#define DMA_ES_SOE_SHIFT (6U)
#define DMA_ES_SOE_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_SOE_SHIFT)) & DMA_ES_SOE_MASK)
#define DMA_ES_SOE DMA_ES_SOE_MASK
#define DMA_ES_SAE_MASK (0x80U)
#define DMA_ES_SAE_SHIFT (7U)
#define DMA_ES_SAE_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_SAE_SHIFT)) & DMA_ES_SAE_MASK)
#define DMA_ES_SAE DMA_ES_SAE_MASK
#define DMA_ES_ERRCHN_MASK (0x1F00U)
#define DMA_ES_ERRCHN_SHIFT (8U)
#define DMA_ES_ERRCHN_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_ERRCHN_SHIFT)) & DMA_ES_ERRCHN_MASK)
#define DMA_ES_ERRCHN DMA_ES_ERRCHN_MASK
#define DMA_ES_CPE_MASK (0x4000U)
#define DMA_ES_CPE_SHIFT (14U)
#define DMA_ES_CPE_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_CPE_SHIFT)) & DMA_ES_CPE_MASK)
#define DMA_ES_CPE DMA_ES_CPE_MASK
#define DMA_ES_GPE_MASK (0x8000U)
#define DMA_ES_GPE_SHIFT (15U)
#define DMA_ES_GPE_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_GPE_SHIFT)) & DMA_ES_GPE_MASK)
#define DMA_ES_GPE DMA_ES_GPE_MASK
#define DMA_ES_ECX_MASK (0x10000U)
#define DMA_ES_ECX_SHIFT (16U)
#define DMA_ES_ECX_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_ECX_SHIFT)) & DMA_ES_ECX_MASK)
#define DMA_ES_ECX DMA_ES_ECX_MASK
#define DMA_ES_VLD_MASK (0x80000000U)
#define DMA_ES_VLD_SHIFT (31U)
#define DMA_ES_VLD_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_VLD_SHIFT)) & DMA_ES_VLD_MASK)
#define DMA_ES_VLD DMA_ES_VLD_MASK
/*! @name ERQ - Enable Request Register */
#define DMA_ERQ_ERQ0_MASK (0x1U)
#define DMA_ERQ_ERQ0_SHIFT (0U)
#define DMA_ERQ_ERQ0_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ0_SHIFT)) & DMA_ERQ_ERQ0_MASK)
#define DMA_ERQ_ERQ0 DMA_ERQ_ERQ0_MASK
#define DMA_ERQ_ERQ1_MASK (0x2U)
#define DMA_ERQ_ERQ1_SHIFT (1U)
#define DMA_ERQ_ERQ1_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ1_SHIFT)) & DMA_ERQ_ERQ1_MASK)
#define DMA_ERQ_ERQ1 DMA_ERQ_ERQ1_MASK
#define DMA_ERQ_ERQ2_MASK (0x4U)
#define DMA_ERQ_ERQ2_SHIFT (2U)
#define DMA_ERQ_ERQ2_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ2_SHIFT)) & DMA_ERQ_ERQ2_MASK)
#define DMA_ERQ_ERQ2 DMA_ERQ_ERQ2_MASK
#define DMA_ERQ_ERQ3_MASK (0x8U)
#define DMA_ERQ_ERQ3_SHIFT (3U)
#define DMA_ERQ_ERQ3_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ3_SHIFT)) & DMA_ERQ_ERQ3_MASK)
#define DMA_ERQ_ERQ3 DMA_ERQ_ERQ3_MASK
#define DMA_ERQ_ERQ4_MASK (0x10U)
#define DMA_ERQ_ERQ4_SHIFT (4U)
#define DMA_ERQ_ERQ4_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ4_SHIFT)) & DMA_ERQ_ERQ4_MASK)
#define DMA_ERQ_ERQ4 DMA_ERQ_ERQ4_MASK
#define DMA_ERQ_ERQ5_MASK (0x20U)
#define DMA_ERQ_ERQ5_SHIFT (5U)
#define DMA_ERQ_ERQ5_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ5_SHIFT)) & DMA_ERQ_ERQ5_MASK)
#define DMA_ERQ_ERQ5 DMA_ERQ_ERQ5_MASK
#define DMA_ERQ_ERQ6_MASK (0x40U)
#define DMA_ERQ_ERQ6_SHIFT (6U)
#define DMA_ERQ_ERQ6_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ6_SHIFT)) & DMA_ERQ_ERQ6_MASK)
#define DMA_ERQ_ERQ6 DMA_ERQ_ERQ6_MASK
#define DMA_ERQ_ERQ7_MASK (0x80U)
#define DMA_ERQ_ERQ7_SHIFT (7U)
#define DMA_ERQ_ERQ7_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ7_SHIFT)) & DMA_ERQ_ERQ7_MASK)
#define DMA_ERQ_ERQ7 DMA_ERQ_ERQ7_MASK
#define DMA_ERQ_ERQ8_MASK (0x100U)
#define DMA_ERQ_ERQ8_SHIFT (8U)
#define DMA_ERQ_ERQ8_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ8_SHIFT)) & DMA_ERQ_ERQ8_MASK)
#define DMA_ERQ_ERQ8 DMA_ERQ_ERQ8_MASK
#define DMA_ERQ_ERQ9_MASK (0x200U)
#define DMA_ERQ_ERQ9_SHIFT (9U)
#define DMA_ERQ_ERQ9_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ9_SHIFT)) & DMA_ERQ_ERQ9_MASK)
#define DMA_ERQ_ERQ9 DMA_ERQ_ERQ9_MASK
#define DMA_ERQ_ERQ10_MASK (0x400U)
#define DMA_ERQ_ERQ10_SHIFT (10U)
#define DMA_ERQ_ERQ10_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ10_SHIFT)) & DMA_ERQ_ERQ10_MASK)
#define DMA_ERQ_ERQ10 DMA_ERQ_ERQ10_MASK
#define DMA_ERQ_ERQ11_MASK (0x800U)
#define DMA_ERQ_ERQ11_SHIFT (11U)
#define DMA_ERQ_ERQ11_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ11_SHIFT)) & DMA_ERQ_ERQ11_MASK)
#define DMA_ERQ_ERQ11 DMA_ERQ_ERQ11_MASK
#define DMA_ERQ_ERQ12_MASK (0x1000U)
#define DMA_ERQ_ERQ12_SHIFT (12U)
#define DMA_ERQ_ERQ12_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ12_SHIFT)) & DMA_ERQ_ERQ12_MASK)
#define DMA_ERQ_ERQ12 DMA_ERQ_ERQ12_MASK
#define DMA_ERQ_ERQ13_MASK (0x2000U)
#define DMA_ERQ_ERQ13_SHIFT (13U)
#define DMA_ERQ_ERQ13_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ13_SHIFT)) & DMA_ERQ_ERQ13_MASK)
#define DMA_ERQ_ERQ13 DMA_ERQ_ERQ13_MASK
#define DMA_ERQ_ERQ14_MASK (0x4000U)
#define DMA_ERQ_ERQ14_SHIFT (14U)
#define DMA_ERQ_ERQ14_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ14_SHIFT)) & DMA_ERQ_ERQ14_MASK)
#define DMA_ERQ_ERQ14 DMA_ERQ_ERQ14_MASK
#define DMA_ERQ_ERQ15_MASK (0x8000U)
#define DMA_ERQ_ERQ15_SHIFT (15U)
#define DMA_ERQ_ERQ15_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ15_SHIFT)) & DMA_ERQ_ERQ15_MASK)
#define DMA_ERQ_ERQ15 DMA_ERQ_ERQ15_MASK
#define DMA_ERQ_ERQ16_MASK (0x10000U)
#define DMA_ERQ_ERQ16_SHIFT (16U)
#define DMA_ERQ_ERQ16_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ16_SHIFT)) & DMA_ERQ_ERQ16_MASK)
#define DMA_ERQ_ERQ16 DMA_ERQ_ERQ16_MASK
#define DMA_ERQ_ERQ17_MASK (0x20000U)
#define DMA_ERQ_ERQ17_SHIFT (17U)
#define DMA_ERQ_ERQ17_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ17_SHIFT)) & DMA_ERQ_ERQ17_MASK)
#define DMA_ERQ_ERQ17 DMA_ERQ_ERQ17_MASK
#define DMA_ERQ_ERQ18_MASK (0x40000U)
#define DMA_ERQ_ERQ18_SHIFT (18U)
#define DMA_ERQ_ERQ18_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ18_SHIFT)) & DMA_ERQ_ERQ18_MASK)
#define DMA_ERQ_ERQ18 DMA_ERQ_ERQ18_MASK
#define DMA_ERQ_ERQ19_MASK (0x80000U)
#define DMA_ERQ_ERQ19_SHIFT (19U)
#define DMA_ERQ_ERQ19_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ19_SHIFT)) & DMA_ERQ_ERQ19_MASK)
#define DMA_ERQ_ERQ19 DMA_ERQ_ERQ19_MASK
#define DMA_ERQ_ERQ20_MASK (0x100000U)
#define DMA_ERQ_ERQ20_SHIFT (20U)
#define DMA_ERQ_ERQ20_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ20_SHIFT)) & DMA_ERQ_ERQ20_MASK)
#define DMA_ERQ_ERQ20 DMA_ERQ_ERQ20_MASK
#define DMA_ERQ_ERQ21_MASK (0x200000U)
#define DMA_ERQ_ERQ21_SHIFT (21U)
#define DMA_ERQ_ERQ21_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ21_SHIFT)) & DMA_ERQ_ERQ21_MASK)
#define DMA_ERQ_ERQ21 DMA_ERQ_ERQ21_MASK
#define DMA_ERQ_ERQ22_MASK (0x400000U)
#define DMA_ERQ_ERQ22_SHIFT (22U)
#define DMA_ERQ_ERQ22_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ22_SHIFT)) & DMA_ERQ_ERQ22_MASK)
#define DMA_ERQ_ERQ22 DMA_ERQ_ERQ22_MASK
#define DMA_ERQ_ERQ23_MASK (0x800000U)
#define DMA_ERQ_ERQ23_SHIFT (23U)
#define DMA_ERQ_ERQ23_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ23_SHIFT)) & DMA_ERQ_ERQ23_MASK)
#define DMA_ERQ_ERQ23 DMA_ERQ_ERQ23_MASK
#define DMA_ERQ_ERQ24_MASK (0x1000000U)
#define DMA_ERQ_ERQ24_SHIFT (24U)
#define DMA_ERQ_ERQ24_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ24_SHIFT)) & DMA_ERQ_ERQ24_MASK)
#define DMA_ERQ_ERQ24 DMA_ERQ_ERQ24_MASK
#define DMA_ERQ_ERQ25_MASK (0x2000000U)
#define DMA_ERQ_ERQ25_SHIFT (25U)
#define DMA_ERQ_ERQ25_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ25_SHIFT)) & DMA_ERQ_ERQ25_MASK)
#define DMA_ERQ_ERQ25 DMA_ERQ_ERQ25_MASK
#define DMA_ERQ_ERQ26_MASK (0x4000000U)
#define DMA_ERQ_ERQ26_SHIFT (26U)
#define DMA_ERQ_ERQ26_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ26_SHIFT)) & DMA_ERQ_ERQ26_MASK)
#define DMA_ERQ_ERQ26 DMA_ERQ_ERQ26_MASK
#define DMA_ERQ_ERQ27_MASK (0x8000000U)
#define DMA_ERQ_ERQ27_SHIFT (27U)
#define DMA_ERQ_ERQ27_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ27_SHIFT)) & DMA_ERQ_ERQ27_MASK)
#define DMA_ERQ_ERQ27 DMA_ERQ_ERQ27_MASK
#define DMA_ERQ_ERQ28_MASK (0x10000000U)
#define DMA_ERQ_ERQ28_SHIFT (28U)
#define DMA_ERQ_ERQ28_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ28_SHIFT)) & DMA_ERQ_ERQ28_MASK)
#define DMA_ERQ_ERQ28 DMA_ERQ_ERQ28_MASK
#define DMA_ERQ_ERQ29_MASK (0x20000000U)
#define DMA_ERQ_ERQ29_SHIFT (29U)
#define DMA_ERQ_ERQ29_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ29_SHIFT)) & DMA_ERQ_ERQ29_MASK)
#define DMA_ERQ_ERQ29 DMA_ERQ_ERQ29_MASK
#define DMA_ERQ_ERQ30_MASK (0x40000000U)
#define DMA_ERQ_ERQ30_SHIFT (30U)
#define DMA_ERQ_ERQ30_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ30_SHIFT)) & DMA_ERQ_ERQ30_MASK)
#define DMA_ERQ_ERQ30 DMA_ERQ_ERQ30_MASK
#define DMA_ERQ_ERQ31_MASK (0x80000000U)
#define DMA_ERQ_ERQ31_SHIFT (31U)
#define DMA_ERQ_ERQ31_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ31_SHIFT)) & DMA_ERQ_ERQ31_MASK)
#define DMA_ERQ_ERQ31 DMA_ERQ_ERQ31_MASK
/*! @name EEI - Enable Error Interrupt Register */
#define DMA_EEI_EEI0_MASK (0x1U)
#define DMA_EEI_EEI0_SHIFT (0U)
#define DMA_EEI_EEI0_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI0_SHIFT)) & DMA_EEI_EEI0_MASK)
#define DMA_EEI_EEI0 DMA_EEI_EEI0_MASK
#define DMA_EEI_EEI1_MASK (0x2U)
#define DMA_EEI_EEI1_SHIFT (1U)
#define DMA_EEI_EEI1_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI1_SHIFT)) & DMA_EEI_EEI1_MASK)
#define DMA_EEI_EEI1 DMA_EEI_EEI1_MASK
#define DMA_EEI_EEI2_MASK (0x4U)
#define DMA_EEI_EEI2_SHIFT (2U)
#define DMA_EEI_EEI2_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI2_SHIFT)) & DMA_EEI_EEI2_MASK)
#define DMA_EEI_EEI2 DMA_EEI_EEI2_MASK
#define DMA_EEI_EEI3_MASK (0x8U)
#define DMA_EEI_EEI3_SHIFT (3U)
#define DMA_EEI_EEI3_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI3_SHIFT)) & DMA_EEI_EEI3_MASK)
#define DMA_EEI_EEI3 DMA_EEI_EEI3_MASK
#define DMA_EEI_EEI4_MASK (0x10U)
#define DMA_EEI_EEI4_SHIFT (4U)
#define DMA_EEI_EEI4_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI4_SHIFT)) & DMA_EEI_EEI4_MASK)
#define DMA_EEI_EEI4 DMA_EEI_EEI4_MASK
#define DMA_EEI_EEI5_MASK (0x20U)
#define DMA_EEI_EEI5_SHIFT (5U)
#define DMA_EEI_EEI5_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI5_SHIFT)) & DMA_EEI_EEI5_MASK)
#define DMA_EEI_EEI5 DMA_EEI_EEI5_MASK
#define DMA_EEI_EEI6_MASK (0x40U)
#define DMA_EEI_EEI6_SHIFT (6U)
#define DMA_EEI_EEI6_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI6_SHIFT)) & DMA_EEI_EEI6_MASK)
#define DMA_EEI_EEI6 DMA_EEI_EEI6_MASK
#define DMA_EEI_EEI7_MASK (0x80U)
#define DMA_EEI_EEI7_SHIFT (7U)
#define DMA_EEI_EEI7_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI7_SHIFT)) & DMA_EEI_EEI7_MASK)
#define DMA_EEI_EEI7 DMA_EEI_EEI7_MASK
#define DMA_EEI_EEI8_MASK (0x100U)
#define DMA_EEI_EEI8_SHIFT (8U)
#define DMA_EEI_EEI8_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI8_SHIFT)) & DMA_EEI_EEI8_MASK)
#define DMA_EEI_EEI8 DMA_EEI_EEI8_MASK
#define DMA_EEI_EEI9_MASK (0x200U)
#define DMA_EEI_EEI9_SHIFT (9U)
#define DMA_EEI_EEI9_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI9_SHIFT)) & DMA_EEI_EEI9_MASK)
#define DMA_EEI_EEI9 DMA_EEI_EEI9_MASK
#define DMA_EEI_EEI10_MASK (0x400U)
#define DMA_EEI_EEI10_SHIFT (10U)
#define DMA_EEI_EEI10_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI10_SHIFT)) & DMA_EEI_EEI10_MASK)
#define DMA_EEI_EEI10 DMA_EEI_EEI10_MASK
#define DMA_EEI_EEI11_MASK (0x800U)
#define DMA_EEI_EEI11_SHIFT (11U)
#define DMA_EEI_EEI11_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI11_SHIFT)) & DMA_EEI_EEI11_MASK)
#define DMA_EEI_EEI11 DMA_EEI_EEI11_MASK
#define DMA_EEI_EEI12_MASK (0x1000U)
#define DMA_EEI_EEI12_SHIFT (12U)
#define DMA_EEI_EEI12_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI12_SHIFT)) & DMA_EEI_EEI12_MASK)
#define DMA_EEI_EEI12 DMA_EEI_EEI12_MASK
#define DMA_EEI_EEI13_MASK (0x2000U)
#define DMA_EEI_EEI13_SHIFT (13U)
#define DMA_EEI_EEI13_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI13_SHIFT)) & DMA_EEI_EEI13_MASK)
#define DMA_EEI_EEI13 DMA_EEI_EEI13_MASK
#define DMA_EEI_EEI14_MASK (0x4000U)
#define DMA_EEI_EEI14_SHIFT (14U)
#define DMA_EEI_EEI14_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI14_SHIFT)) & DMA_EEI_EEI14_MASK)
#define DMA_EEI_EEI14 DMA_EEI_EEI14_MASK
#define DMA_EEI_EEI15_MASK (0x8000U)
#define DMA_EEI_EEI15_SHIFT (15U)
#define DMA_EEI_EEI15_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI15_SHIFT)) & DMA_EEI_EEI15_MASK)
#define DMA_EEI_EEI15 DMA_EEI_EEI15_MASK
#define DMA_EEI_EEI16_MASK (0x10000U)
#define DMA_EEI_EEI16_SHIFT (16U)
#define DMA_EEI_EEI16_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI16_SHIFT)) & DMA_EEI_EEI16_MASK)
#define DMA_EEI_EEI16 DMA_EEI_EEI16_MASK
#define DMA_EEI_EEI17_MASK (0x20000U)
#define DMA_EEI_EEI17_SHIFT (17U)
#define DMA_EEI_EEI17_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI17_SHIFT)) & DMA_EEI_EEI17_MASK)
#define DMA_EEI_EEI17 DMA_EEI_EEI17_MASK
#define DMA_EEI_EEI18_MASK (0x40000U)
#define DMA_EEI_EEI18_SHIFT (18U)
#define DMA_EEI_EEI18_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI18_SHIFT)) & DMA_EEI_EEI18_MASK)
#define DMA_EEI_EEI18 DMA_EEI_EEI18_MASK
#define DMA_EEI_EEI19_MASK (0x80000U)
#define DMA_EEI_EEI19_SHIFT (19U)
#define DMA_EEI_EEI19_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI19_SHIFT)) & DMA_EEI_EEI19_MASK)
#define DMA_EEI_EEI19 DMA_EEI_EEI19_MASK
#define DMA_EEI_EEI20_MASK (0x100000U)
#define DMA_EEI_EEI20_SHIFT (20U)
#define DMA_EEI_EEI20_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI20_SHIFT)) & DMA_EEI_EEI20_MASK)
#define DMA_EEI_EEI20 DMA_EEI_EEI20_MASK
#define DMA_EEI_EEI21_MASK (0x200000U)
#define DMA_EEI_EEI21_SHIFT (21U)
#define DMA_EEI_EEI21_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI21_SHIFT)) & DMA_EEI_EEI21_MASK)
#define DMA_EEI_EEI21 DMA_EEI_EEI21_MASK
#define DMA_EEI_EEI22_MASK (0x400000U)
#define DMA_EEI_EEI22_SHIFT (22U)
#define DMA_EEI_EEI22_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI22_SHIFT)) & DMA_EEI_EEI22_MASK)
#define DMA_EEI_EEI22 DMA_EEI_EEI22_MASK
#define DMA_EEI_EEI23_MASK (0x800000U)
#define DMA_EEI_EEI23_SHIFT (23U)
#define DMA_EEI_EEI23_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI23_SHIFT)) & DMA_EEI_EEI23_MASK)
#define DMA_EEI_EEI23 DMA_EEI_EEI23_MASK
#define DMA_EEI_EEI24_MASK (0x1000000U)
#define DMA_EEI_EEI24_SHIFT (24U)
#define DMA_EEI_EEI24_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI24_SHIFT)) & DMA_EEI_EEI24_MASK)
#define DMA_EEI_EEI24 DMA_EEI_EEI24_MASK
#define DMA_EEI_EEI25_MASK (0x2000000U)
#define DMA_EEI_EEI25_SHIFT (25U)
#define DMA_EEI_EEI25_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI25_SHIFT)) & DMA_EEI_EEI25_MASK)
#define DMA_EEI_EEI25 DMA_EEI_EEI25_MASK
#define DMA_EEI_EEI26_MASK (0x4000000U)
#define DMA_EEI_EEI26_SHIFT (26U)
#define DMA_EEI_EEI26_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI26_SHIFT)) & DMA_EEI_EEI26_MASK)
#define DMA_EEI_EEI26 DMA_EEI_EEI26_MASK
#define DMA_EEI_EEI27_MASK (0x8000000U)
#define DMA_EEI_EEI27_SHIFT (27U)
#define DMA_EEI_EEI27_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI27_SHIFT)) & DMA_EEI_EEI27_MASK)
#define DMA_EEI_EEI27 DMA_EEI_EEI27_MASK
#define DMA_EEI_EEI28_MASK (0x10000000U)
#define DMA_EEI_EEI28_SHIFT (28U)
#define DMA_EEI_EEI28_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI28_SHIFT)) & DMA_EEI_EEI28_MASK)
#define DMA_EEI_EEI28 DMA_EEI_EEI28_MASK
#define DMA_EEI_EEI29_MASK (0x20000000U)
#define DMA_EEI_EEI29_SHIFT (29U)
#define DMA_EEI_EEI29_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI29_SHIFT)) & DMA_EEI_EEI29_MASK)
#define DMA_EEI_EEI29 DMA_EEI_EEI29_MASK
#define DMA_EEI_EEI30_MASK (0x40000000U)
#define DMA_EEI_EEI30_SHIFT (30U)
#define DMA_EEI_EEI30_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI30_SHIFT)) & DMA_EEI_EEI30_MASK)
#define DMA_EEI_EEI30 DMA_EEI_EEI30_MASK
#define DMA_EEI_EEI31_MASK (0x80000000U)
#define DMA_EEI_EEI31_SHIFT (31U)
#define DMA_EEI_EEI31_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI31_SHIFT)) & DMA_EEI_EEI31_MASK)
#define DMA_EEI_EEI31 DMA_EEI_EEI31_MASK
/*! @name CEEI - Clear Enable Error Interrupt Register */
#define DMA_CEEI_CEEI_MASK (0x1FU)
#define DMA_CEEI_CEEI_SHIFT (0U)
#define DMA_CEEI_CEEI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_CEEI_CEEI_SHIFT)) & DMA_CEEI_CEEI_MASK)
#define DMA_CEEI_CEEI DMA_CEEI_CEEI_MASK
#define DMA_CEEI_CAEE_MASK (0x40U)
#define DMA_CEEI_CAEE_SHIFT (6U)
#define DMA_CEEI_CAEE_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_CEEI_CAEE_SHIFT)) & DMA_CEEI_CAEE_MASK)
#define DMA_CEEI_CAEE DMA_CEEI_CAEE_MASK
#define DMA_CEEI_NOP_MASK (0x80U)
#define DMA_CEEI_NOP_SHIFT (7U)
#define DMA_CEEI_NOP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_CEEI_NOP_SHIFT)) & DMA_CEEI_NOP_MASK)
#define DMA_CEEI_NOP DMA_CEEI_NOP_MASK
/*! @name SEEI - Set Enable Error Interrupt Register */
#define DMA_SEEI_SEEI_MASK (0x1FU)
#define DMA_SEEI_SEEI_SHIFT (0U)
#define DMA_SEEI_SEEI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_SEEI_SEEI_SHIFT)) & DMA_SEEI_SEEI_MASK)
#define DMA_SEEI_SEEI DMA_SEEI_SEEI_MASK
#define DMA_SEEI_SAEE_MASK (0x40U)
#define DMA_SEEI_SAEE_SHIFT (6U)
#define DMA_SEEI_SAEE_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_SEEI_SAEE_SHIFT)) & DMA_SEEI_SAEE_MASK)
#define DMA_SEEI_SAEE DMA_SEEI_SAEE_MASK
#define DMA_SEEI_NOP_MASK (0x80U)
#define DMA_SEEI_NOP_SHIFT (7U)
#define DMA_SEEI_NOP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_SEEI_NOP_SHIFT)) & DMA_SEEI_NOP_MASK)
#define DMA_SEEI_NOP DMA_SEEI_NOP_MASK
/*! @name CERQ - Clear Enable Request Register */
#define DMA_CERQ_CERQ_MASK (0x1FU)
#define DMA_CERQ_CERQ_SHIFT (0U)
#define DMA_CERQ_CERQ_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERQ_CERQ_SHIFT)) & DMA_CERQ_CERQ_MASK)
#define DMA_CERQ_CERQ DMA_CERQ_CERQ_MASK
#define DMA_CERQ_CAER_MASK (0x40U)
#define DMA_CERQ_CAER_SHIFT (6U)
#define DMA_CERQ_CAER_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERQ_CAER_SHIFT)) & DMA_CERQ_CAER_MASK)
#define DMA_CERQ_CAER DMA_CERQ_CAER_MASK
#define DMA_CERQ_NOP_MASK (0x80U)
#define DMA_CERQ_NOP_SHIFT (7U)
#define DMA_CERQ_NOP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERQ_NOP_SHIFT)) & DMA_CERQ_NOP_MASK)
#define DMA_CERQ_NOP DMA_CERQ_NOP_MASK
/*! @name SERQ - Set Enable Request Register */
#define DMA_SERQ_SERQ_MASK (0x1FU)
#define DMA_SERQ_SERQ_SHIFT (0U)
#define DMA_SERQ_SERQ_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_SERQ_SERQ_SHIFT)) & DMA_SERQ_SERQ_MASK)
#define DMA_SERQ_SERQ DMA_SERQ_SERQ_MASK
#define DMA_SERQ_SAER_MASK (0x40U)
#define DMA_SERQ_SAER_SHIFT (6U)
#define DMA_SERQ_SAER_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_SERQ_SAER_SHIFT)) & DMA_SERQ_SAER_MASK)
#define DMA_SERQ_SAER DMA_SERQ_SAER_MASK
#define DMA_SERQ_NOP_MASK (0x80U)
#define DMA_SERQ_NOP_SHIFT (7U)
#define DMA_SERQ_NOP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_SERQ_NOP_SHIFT)) & DMA_SERQ_NOP_MASK)
#define DMA_SERQ_NOP DMA_SERQ_NOP_MASK
/*! @name CDNE - Clear DONE Status Bit Register */
#define DMA_CDNE_CDNE_MASK (0x1FU)
#define DMA_CDNE_CDNE_SHIFT (0U)
#define DMA_CDNE_CDNE_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_CDNE_CDNE_SHIFT)) & DMA_CDNE_CDNE_MASK)
#define DMA_CDNE_CDNE DMA_CDNE_CDNE_MASK
#define DMA_CDNE_CADN_MASK (0x40U)
#define DMA_CDNE_CADN_SHIFT (6U)
#define DMA_CDNE_CADN_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_CDNE_CADN_SHIFT)) & DMA_CDNE_CADN_MASK)
#define DMA_CDNE_CADN DMA_CDNE_CADN_MASK
#define DMA_CDNE_NOP_MASK (0x80U)
#define DMA_CDNE_NOP_SHIFT (7U)
#define DMA_CDNE_NOP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_CDNE_NOP_SHIFT)) & DMA_CDNE_NOP_MASK)
#define DMA_CDNE_NOP DMA_CDNE_NOP_MASK
/*! @name SSRT - Set START Bit Register */
#define DMA_SSRT_SSRT_MASK (0x1FU)
#define DMA_SSRT_SSRT_SHIFT (0U)
#define DMA_SSRT_SSRT_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_SSRT_SSRT_SHIFT)) & DMA_SSRT_SSRT_MASK)
#define DMA_SSRT_SSRT DMA_SSRT_SSRT_MASK
#define DMA_SSRT_SAST_MASK (0x40U)
#define DMA_SSRT_SAST_SHIFT (6U)
#define DMA_SSRT_SAST_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_SSRT_SAST_SHIFT)) & DMA_SSRT_SAST_MASK)
#define DMA_SSRT_SAST DMA_SSRT_SAST_MASK
#define DMA_SSRT_NOP_MASK (0x80U)
#define DMA_SSRT_NOP_SHIFT (7U)
#define DMA_SSRT_NOP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_SSRT_NOP_SHIFT)) & DMA_SSRT_NOP_MASK)
#define DMA_SSRT_NOP DMA_SSRT_NOP_MASK
/*! @name CERR - Clear Error Register */
#define DMA_CERR_CERR_MASK (0x1FU)
#define DMA_CERR_CERR_SHIFT (0U)
#define DMA_CERR_CERR_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERR_CERR_SHIFT)) & DMA_CERR_CERR_MASK)
#define DMA_CERR_CERR DMA_CERR_CERR_MASK
#define DMA_CERR_CAEI_MASK (0x40U)
#define DMA_CERR_CAEI_SHIFT (6U)
#define DMA_CERR_CAEI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERR_CAEI_SHIFT)) & DMA_CERR_CAEI_MASK)
#define DMA_CERR_CAEI DMA_CERR_CAEI_MASK
#define DMA_CERR_NOP_MASK (0x80U)
#define DMA_CERR_NOP_SHIFT (7U)
#define DMA_CERR_NOP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERR_NOP_SHIFT)) & DMA_CERR_NOP_MASK)
#define DMA_CERR_NOP DMA_CERR_NOP_MASK
/*! @name CINT - Clear Interrupt Request Register */
#define DMA_CINT_CINT_MASK (0x1FU)
#define DMA_CINT_CINT_SHIFT (0U)
#define DMA_CINT_CINT_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_CINT_CINT_SHIFT)) & DMA_CINT_CINT_MASK)
#define DMA_CINT_CINT DMA_CINT_CINT_MASK
#define DMA_CINT_CAIR_MASK (0x40U)
#define DMA_CINT_CAIR_SHIFT (6U)
#define DMA_CINT_CAIR_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_CINT_CAIR_SHIFT)) & DMA_CINT_CAIR_MASK)
#define DMA_CINT_CAIR DMA_CINT_CAIR_MASK
#define DMA_CINT_NOP_MASK (0x80U)
#define DMA_CINT_NOP_SHIFT (7U)
#define DMA_CINT_NOP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_CINT_NOP_SHIFT)) & DMA_CINT_NOP_MASK)
#define DMA_CINT_NOP DMA_CINT_NOP_MASK
/*! @name INT - Interrupt Request Register */
#define DMA_INT_INT0_MASK (0x1U)
#define DMA_INT_INT0_SHIFT (0U)
#define DMA_INT_INT0_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT0_SHIFT)) & DMA_INT_INT0_MASK)
#define DMA_INT_INT0 DMA_INT_INT0_MASK
#define DMA_INT_INT1_MASK (0x2U)
#define DMA_INT_INT1_SHIFT (1U)
#define DMA_INT_INT1_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT1_SHIFT)) & DMA_INT_INT1_MASK)
#define DMA_INT_INT1 DMA_INT_INT1_MASK
#define DMA_INT_INT2_MASK (0x4U)
#define DMA_INT_INT2_SHIFT (2U)
#define DMA_INT_INT2_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT2_SHIFT)) & DMA_INT_INT2_MASK)
#define DMA_INT_INT2 DMA_INT_INT2_MASK
#define DMA_INT_INT3_MASK (0x8U)
#define DMA_INT_INT3_SHIFT (3U)
#define DMA_INT_INT3_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT3_SHIFT)) & DMA_INT_INT3_MASK)
#define DMA_INT_INT3 DMA_INT_INT3_MASK
#define DMA_INT_INT4_MASK (0x10U)
#define DMA_INT_INT4_SHIFT (4U)
#define DMA_INT_INT4_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT4_SHIFT)) & DMA_INT_INT4_MASK)
#define DMA_INT_INT4 DMA_INT_INT4_MASK
#define DMA_INT_INT5_MASK (0x20U)
#define DMA_INT_INT5_SHIFT (5U)
#define DMA_INT_INT5_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT5_SHIFT)) & DMA_INT_INT5_MASK)
#define DMA_INT_INT5 DMA_INT_INT5_MASK
#define DMA_INT_INT6_MASK (0x40U)
#define DMA_INT_INT6_SHIFT (6U)
#define DMA_INT_INT6_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT6_SHIFT)) & DMA_INT_INT6_MASK)
#define DMA_INT_INT6 DMA_INT_INT6_MASK
#define DMA_INT_INT7_MASK (0x80U)
#define DMA_INT_INT7_SHIFT (7U)
#define DMA_INT_INT7_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT7_SHIFT)) & DMA_INT_INT7_MASK)
#define DMA_INT_INT7 DMA_INT_INT7_MASK
#define DMA_INT_INT8_MASK (0x100U)
#define DMA_INT_INT8_SHIFT (8U)
#define DMA_INT_INT8_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT8_SHIFT)) & DMA_INT_INT8_MASK)
#define DMA_INT_INT8 DMA_INT_INT8_MASK
#define DMA_INT_INT9_MASK (0x200U)
#define DMA_INT_INT9_SHIFT (9U)
#define DMA_INT_INT9_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT9_SHIFT)) & DMA_INT_INT9_MASK)
#define DMA_INT_INT9 DMA_INT_INT9_MASK
#define DMA_INT_INT10_MASK (0x400U)
#define DMA_INT_INT10_SHIFT (10U)
#define DMA_INT_INT10_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT10_SHIFT)) & DMA_INT_INT10_MASK)
#define DMA_INT_INT10 DMA_INT_INT10_MASK
#define DMA_INT_INT11_MASK (0x800U)
#define DMA_INT_INT11_SHIFT (11U)
#define DMA_INT_INT11_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT11_SHIFT)) & DMA_INT_INT11_MASK)
#define DMA_INT_INT11 DMA_INT_INT11_MASK
#define DMA_INT_INT12_MASK (0x1000U)
#define DMA_INT_INT12_SHIFT (12U)
#define DMA_INT_INT12_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT12_SHIFT)) & DMA_INT_INT12_MASK)
#define DMA_INT_INT12 DMA_INT_INT12_MASK
#define DMA_INT_INT13_MASK (0x2000U)
#define DMA_INT_INT13_SHIFT (13U)
#define DMA_INT_INT13_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT13_SHIFT)) & DMA_INT_INT13_MASK)
#define DMA_INT_INT13 DMA_INT_INT13_MASK
#define DMA_INT_INT14_MASK (0x4000U)
#define DMA_INT_INT14_SHIFT (14U)
#define DMA_INT_INT14_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT14_SHIFT)) & DMA_INT_INT14_MASK)
#define DMA_INT_INT14 DMA_INT_INT14_MASK
#define DMA_INT_INT15_MASK (0x8000U)
#define DMA_INT_INT15_SHIFT (15U)
#define DMA_INT_INT15_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT15_SHIFT)) & DMA_INT_INT15_MASK)
#define DMA_INT_INT15 DMA_INT_INT15_MASK
#define DMA_INT_INT16_MASK (0x10000U)
#define DMA_INT_INT16_SHIFT (16U)
#define DMA_INT_INT16_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT16_SHIFT)) & DMA_INT_INT16_MASK)
#define DMA_INT_INT16 DMA_INT_INT16_MASK
#define DMA_INT_INT17_MASK (0x20000U)
#define DMA_INT_INT17_SHIFT (17U)
#define DMA_INT_INT17_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT17_SHIFT)) & DMA_INT_INT17_MASK)
#define DMA_INT_INT17 DMA_INT_INT17_MASK
#define DMA_INT_INT18_MASK (0x40000U)
#define DMA_INT_INT18_SHIFT (18U)
#define DMA_INT_INT18_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT18_SHIFT)) & DMA_INT_INT18_MASK)
#define DMA_INT_INT18 DMA_INT_INT18_MASK
#define DMA_INT_INT19_MASK (0x80000U)
#define DMA_INT_INT19_SHIFT (19U)
#define DMA_INT_INT19_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT19_SHIFT)) & DMA_INT_INT19_MASK)
#define DMA_INT_INT19 DMA_INT_INT19_MASK
#define DMA_INT_INT20_MASK (0x100000U)
#define DMA_INT_INT20_SHIFT (20U)
#define DMA_INT_INT20_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT20_SHIFT)) & DMA_INT_INT20_MASK)
#define DMA_INT_INT20 DMA_INT_INT20_MASK
#define DMA_INT_INT21_MASK (0x200000U)
#define DMA_INT_INT21_SHIFT (21U)
#define DMA_INT_INT21_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT21_SHIFT)) & DMA_INT_INT21_MASK)
#define DMA_INT_INT21 DMA_INT_INT21_MASK
#define DMA_INT_INT22_MASK (0x400000U)
#define DMA_INT_INT22_SHIFT (22U)
#define DMA_INT_INT22_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT22_SHIFT)) & DMA_INT_INT22_MASK)
#define DMA_INT_INT22 DMA_INT_INT22_MASK
#define DMA_INT_INT23_MASK (0x800000U)
#define DMA_INT_INT23_SHIFT (23U)
#define DMA_INT_INT23_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT23_SHIFT)) & DMA_INT_INT23_MASK)
#define DMA_INT_INT23 DMA_INT_INT23_MASK
#define DMA_INT_INT24_MASK (0x1000000U)
#define DMA_INT_INT24_SHIFT (24U)
#define DMA_INT_INT24_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT24_SHIFT)) & DMA_INT_INT24_MASK)
#define DMA_INT_INT24 DMA_INT_INT24_MASK
#define DMA_INT_INT25_MASK (0x2000000U)
#define DMA_INT_INT25_SHIFT (25U)
#define DMA_INT_INT25_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT25_SHIFT)) & DMA_INT_INT25_MASK)
#define DMA_INT_INT25 DMA_INT_INT25_MASK
#define DMA_INT_INT26_MASK (0x4000000U)
#define DMA_INT_INT26_SHIFT (26U)
#define DMA_INT_INT26_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT26_SHIFT)) & DMA_INT_INT26_MASK)
#define DMA_INT_INT26 DMA_INT_INT26_MASK
#define DMA_INT_INT27_MASK (0x8000000U)
#define DMA_INT_INT27_SHIFT (27U)
#define DMA_INT_INT27_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT27_SHIFT)) & DMA_INT_INT27_MASK)
#define DMA_INT_INT27 DMA_INT_INT27_MASK
#define DMA_INT_INT28_MASK (0x10000000U)
#define DMA_INT_INT28_SHIFT (28U)
#define DMA_INT_INT28_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT28_SHIFT)) & DMA_INT_INT28_MASK)
#define DMA_INT_INT28 DMA_INT_INT28_MASK
#define DMA_INT_INT29_MASK (0x20000000U)
#define DMA_INT_INT29_SHIFT (29U)
#define DMA_INT_INT29_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT29_SHIFT)) & DMA_INT_INT29_MASK)
#define DMA_INT_INT29 DMA_INT_INT29_MASK
#define DMA_INT_INT30_MASK (0x40000000U)
#define DMA_INT_INT30_SHIFT (30U)
#define DMA_INT_INT30_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT30_SHIFT)) & DMA_INT_INT30_MASK)
#define DMA_INT_INT30 DMA_INT_INT30_MASK
#define DMA_INT_INT31_MASK (0x80000000U)
#define DMA_INT_INT31_SHIFT (31U)
#define DMA_INT_INT31_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT31_SHIFT)) & DMA_INT_INT31_MASK)
#define DMA_INT_INT31 DMA_INT_INT31_MASK
/*! @name ERR - Error Register */
#define DMA_ERR_ERR0_MASK (0x1U)
#define DMA_ERR_ERR0_SHIFT (0U)
#define DMA_ERR_ERR0_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR0_SHIFT)) & DMA_ERR_ERR0_MASK)
#define DMA_ERR_ERR0 DMA_ERR_ERR0_MASK
#define DMA_ERR_ERR1_MASK (0x2U)
#define DMA_ERR_ERR1_SHIFT (1U)
#define DMA_ERR_ERR1_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR1_SHIFT)) & DMA_ERR_ERR1_MASK)
#define DMA_ERR_ERR1 DMA_ERR_ERR1_MASK
#define DMA_ERR_ERR2_MASK (0x4U)
#define DMA_ERR_ERR2_SHIFT (2U)
#define DMA_ERR_ERR2_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR2_SHIFT)) & DMA_ERR_ERR2_MASK)
#define DMA_ERR_ERR2 DMA_ERR_ERR2_MASK
#define DMA_ERR_ERR3_MASK (0x8U)
#define DMA_ERR_ERR3_SHIFT (3U)
#define DMA_ERR_ERR3_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR3_SHIFT)) & DMA_ERR_ERR3_MASK)
#define DMA_ERR_ERR3 DMA_ERR_ERR3_MASK
#define DMA_ERR_ERR4_MASK (0x10U)
#define DMA_ERR_ERR4_SHIFT (4U)
#define DMA_ERR_ERR4_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR4_SHIFT)) & DMA_ERR_ERR4_MASK)
#define DMA_ERR_ERR4 DMA_ERR_ERR4_MASK
#define DMA_ERR_ERR5_MASK (0x20U)
#define DMA_ERR_ERR5_SHIFT (5U)
#define DMA_ERR_ERR5_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR5_SHIFT)) & DMA_ERR_ERR5_MASK)
#define DMA_ERR_ERR5 DMA_ERR_ERR5_MASK
#define DMA_ERR_ERR6_MASK (0x40U)
#define DMA_ERR_ERR6_SHIFT (6U)
#define DMA_ERR_ERR6_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR6_SHIFT)) & DMA_ERR_ERR6_MASK)
#define DMA_ERR_ERR6 DMA_ERR_ERR6_MASK
#define DMA_ERR_ERR7_MASK (0x80U)
#define DMA_ERR_ERR7_SHIFT (7U)
#define DMA_ERR_ERR7_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR7_SHIFT)) & DMA_ERR_ERR7_MASK)
#define DMA_ERR_ERR7 DMA_ERR_ERR7_MASK
#define DMA_ERR_ERR8_MASK (0x100U)
#define DMA_ERR_ERR8_SHIFT (8U)
#define DMA_ERR_ERR8_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR8_SHIFT)) & DMA_ERR_ERR8_MASK)
#define DMA_ERR_ERR8 DMA_ERR_ERR8_MASK
#define DMA_ERR_ERR9_MASK (0x200U)
#define DMA_ERR_ERR9_SHIFT (9U)
#define DMA_ERR_ERR9_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR9_SHIFT)) & DMA_ERR_ERR9_MASK)
#define DMA_ERR_ERR9 DMA_ERR_ERR9_MASK
#define DMA_ERR_ERR10_MASK (0x400U)
#define DMA_ERR_ERR10_SHIFT (10U)
#define DMA_ERR_ERR10_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR10_SHIFT)) & DMA_ERR_ERR10_MASK)
#define DMA_ERR_ERR10 DMA_ERR_ERR10_MASK
#define DMA_ERR_ERR11_MASK (0x800U)
#define DMA_ERR_ERR11_SHIFT (11U)
#define DMA_ERR_ERR11_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR11_SHIFT)) & DMA_ERR_ERR11_MASK)
#define DMA_ERR_ERR11 DMA_ERR_ERR11_MASK
#define DMA_ERR_ERR12_MASK (0x1000U)
#define DMA_ERR_ERR12_SHIFT (12U)
#define DMA_ERR_ERR12_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR12_SHIFT)) & DMA_ERR_ERR12_MASK)
#define DMA_ERR_ERR12 DMA_ERR_ERR12_MASK
#define DMA_ERR_ERR13_MASK (0x2000U)
#define DMA_ERR_ERR13_SHIFT (13U)
#define DMA_ERR_ERR13_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR13_SHIFT)) & DMA_ERR_ERR13_MASK)
#define DMA_ERR_ERR13 DMA_ERR_ERR13_MASK
#define DMA_ERR_ERR14_MASK (0x4000U)
#define DMA_ERR_ERR14_SHIFT (14U)
#define DMA_ERR_ERR14_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR14_SHIFT)) & DMA_ERR_ERR14_MASK)
#define DMA_ERR_ERR14 DMA_ERR_ERR14_MASK
#define DMA_ERR_ERR15_MASK (0x8000U)
#define DMA_ERR_ERR15_SHIFT (15U)
#define DMA_ERR_ERR15_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR15_SHIFT)) & DMA_ERR_ERR15_MASK)
#define DMA_ERR_ERR15 DMA_ERR_ERR15_MASK
#define DMA_ERR_ERR16_MASK (0x10000U)
#define DMA_ERR_ERR16_SHIFT (16U)
#define DMA_ERR_ERR16_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR16_SHIFT)) & DMA_ERR_ERR16_MASK)
#define DMA_ERR_ERR16 DMA_ERR_ERR16_MASK
#define DMA_ERR_ERR17_MASK (0x20000U)
#define DMA_ERR_ERR17_SHIFT (17U)
#define DMA_ERR_ERR17_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR17_SHIFT)) & DMA_ERR_ERR17_MASK)
#define DMA_ERR_ERR17 DMA_ERR_ERR17_MASK
#define DMA_ERR_ERR18_MASK (0x40000U)
#define DMA_ERR_ERR18_SHIFT (18U)
#define DMA_ERR_ERR18_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR18_SHIFT)) & DMA_ERR_ERR18_MASK)
#define DMA_ERR_ERR18 DMA_ERR_ERR18_MASK
#define DMA_ERR_ERR19_MASK (0x80000U)
#define DMA_ERR_ERR19_SHIFT (19U)
#define DMA_ERR_ERR19_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR19_SHIFT)) & DMA_ERR_ERR19_MASK)
#define DMA_ERR_ERR19 DMA_ERR_ERR19_MASK
#define DMA_ERR_ERR20_MASK (0x100000U)
#define DMA_ERR_ERR20_SHIFT (20U)
#define DMA_ERR_ERR20_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR20_SHIFT)) & DMA_ERR_ERR20_MASK)
#define DMA_ERR_ERR20 DMA_ERR_ERR20_MASK
#define DMA_ERR_ERR21_MASK (0x200000U)
#define DMA_ERR_ERR21_SHIFT (21U)
#define DMA_ERR_ERR21_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR21_SHIFT)) & DMA_ERR_ERR21_MASK)
#define DMA_ERR_ERR21 DMA_ERR_ERR21_MASK
#define DMA_ERR_ERR22_MASK (0x400000U)
#define DMA_ERR_ERR22_SHIFT (22U)
#define DMA_ERR_ERR22_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR22_SHIFT)) & DMA_ERR_ERR22_MASK)
#define DMA_ERR_ERR22 DMA_ERR_ERR22_MASK
#define DMA_ERR_ERR23_MASK (0x800000U)
#define DMA_ERR_ERR23_SHIFT (23U)
#define DMA_ERR_ERR23_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR23_SHIFT)) & DMA_ERR_ERR23_MASK)
#define DMA_ERR_ERR23 DMA_ERR_ERR23_MASK
#define DMA_ERR_ERR24_MASK (0x1000000U)
#define DMA_ERR_ERR24_SHIFT (24U)
#define DMA_ERR_ERR24_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR24_SHIFT)) & DMA_ERR_ERR24_MASK)
#define DMA_ERR_ERR24 DMA_ERR_ERR24_MASK
#define DMA_ERR_ERR25_MASK (0x2000000U)
#define DMA_ERR_ERR25_SHIFT (25U)
#define DMA_ERR_ERR25_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR25_SHIFT)) & DMA_ERR_ERR25_MASK)
#define DMA_ERR_ERR25 DMA_ERR_ERR25_MASK
#define DMA_ERR_ERR26_MASK (0x4000000U)
#define DMA_ERR_ERR26_SHIFT (26U)
#define DMA_ERR_ERR26_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR26_SHIFT)) & DMA_ERR_ERR26_MASK)
#define DMA_ERR_ERR26 DMA_ERR_ERR26_MASK
#define DMA_ERR_ERR27_MASK (0x8000000U)
#define DMA_ERR_ERR27_SHIFT (27U)
#define DMA_ERR_ERR27_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR27_SHIFT)) & DMA_ERR_ERR27_MASK)
#define DMA_ERR_ERR27 DMA_ERR_ERR27_MASK
#define DMA_ERR_ERR28_MASK (0x10000000U)
#define DMA_ERR_ERR28_SHIFT (28U)
#define DMA_ERR_ERR28_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR28_SHIFT)) & DMA_ERR_ERR28_MASK)
#define DMA_ERR_ERR28 DMA_ERR_ERR28_MASK
#define DMA_ERR_ERR29_MASK (0x20000000U)
#define DMA_ERR_ERR29_SHIFT (29U)
#define DMA_ERR_ERR29_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR29_SHIFT)) & DMA_ERR_ERR29_MASK)
#define DMA_ERR_ERR29 DMA_ERR_ERR29_MASK
#define DMA_ERR_ERR30_MASK (0x40000000U)
#define DMA_ERR_ERR30_SHIFT (30U)
#define DMA_ERR_ERR30_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR30_SHIFT)) & DMA_ERR_ERR30_MASK)
#define DMA_ERR_ERR30 DMA_ERR_ERR30_MASK
#define DMA_ERR_ERR31_MASK (0x80000000U)
#define DMA_ERR_ERR31_SHIFT (31U)
#define DMA_ERR_ERR31_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR31_SHIFT)) & DMA_ERR_ERR31_MASK)
#define DMA_ERR_ERR31 DMA_ERR_ERR31_MASK
/*! @name HRS - Hardware Request Status Register */
#define DMA_HRS_HRS0_MASK (0x1U)
#define DMA_HRS_HRS0_SHIFT (0U)
#define DMA_HRS_HRS0_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS0_SHIFT)) & DMA_HRS_HRS0_MASK)
#define DMA_HRS_HRS0 DMA_HRS_HRS0_MASK
#define DMA_HRS_HRS1_MASK (0x2U)
#define DMA_HRS_HRS1_SHIFT (1U)
#define DMA_HRS_HRS1_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS1_SHIFT)) & DMA_HRS_HRS1_MASK)
#define DMA_HRS_HRS1 DMA_HRS_HRS1_MASK
#define DMA_HRS_HRS2_MASK (0x4U)
#define DMA_HRS_HRS2_SHIFT (2U)
#define DMA_HRS_HRS2_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS2_SHIFT)) & DMA_HRS_HRS2_MASK)
#define DMA_HRS_HRS2 DMA_HRS_HRS2_MASK
#define DMA_HRS_HRS3_MASK (0x8U)
#define DMA_HRS_HRS3_SHIFT (3U)
#define DMA_HRS_HRS3_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS3_SHIFT)) & DMA_HRS_HRS3_MASK)
#define DMA_HRS_HRS3 DMA_HRS_HRS3_MASK
#define DMA_HRS_HRS4_MASK (0x10U)
#define DMA_HRS_HRS4_SHIFT (4U)
#define DMA_HRS_HRS4_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS4_SHIFT)) & DMA_HRS_HRS4_MASK)
#define DMA_HRS_HRS4 DMA_HRS_HRS4_MASK
#define DMA_HRS_HRS5_MASK (0x20U)
#define DMA_HRS_HRS5_SHIFT (5U)
#define DMA_HRS_HRS5_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS5_SHIFT)) & DMA_HRS_HRS5_MASK)
#define DMA_HRS_HRS5 DMA_HRS_HRS5_MASK
#define DMA_HRS_HRS6_MASK (0x40U)
#define DMA_HRS_HRS6_SHIFT (6U)
#define DMA_HRS_HRS6_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS6_SHIFT)) & DMA_HRS_HRS6_MASK)
#define DMA_HRS_HRS6 DMA_HRS_HRS6_MASK
#define DMA_HRS_HRS7_MASK (0x80U)
#define DMA_HRS_HRS7_SHIFT (7U)
#define DMA_HRS_HRS7_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS7_SHIFT)) & DMA_HRS_HRS7_MASK)
#define DMA_HRS_HRS7 DMA_HRS_HRS7_MASK
#define DMA_HRS_HRS8_MASK (0x100U)
#define DMA_HRS_HRS8_SHIFT (8U)
#define DMA_HRS_HRS8_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS8_SHIFT)) & DMA_HRS_HRS8_MASK)
#define DMA_HRS_HRS8 DMA_HRS_HRS8_MASK
#define DMA_HRS_HRS9_MASK (0x200U)
#define DMA_HRS_HRS9_SHIFT (9U)
#define DMA_HRS_HRS9_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS9_SHIFT)) & DMA_HRS_HRS9_MASK)
#define DMA_HRS_HRS9 DMA_HRS_HRS9_MASK
#define DMA_HRS_HRS10_MASK (0x400U)
#define DMA_HRS_HRS10_SHIFT (10U)
#define DMA_HRS_HRS10_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS10_SHIFT)) & DMA_HRS_HRS10_MASK)
#define DMA_HRS_HRS10 DMA_HRS_HRS10_MASK
#define DMA_HRS_HRS11_MASK (0x800U)
#define DMA_HRS_HRS11_SHIFT (11U)
#define DMA_HRS_HRS11_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS11_SHIFT)) & DMA_HRS_HRS11_MASK)
#define DMA_HRS_HRS11 DMA_HRS_HRS11_MASK
#define DMA_HRS_HRS12_MASK (0x1000U)
#define DMA_HRS_HRS12_SHIFT (12U)
#define DMA_HRS_HRS12_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS12_SHIFT)) & DMA_HRS_HRS12_MASK)
#define DMA_HRS_HRS12 DMA_HRS_HRS12_MASK
#define DMA_HRS_HRS13_MASK (0x2000U)
#define DMA_HRS_HRS13_SHIFT (13U)
#define DMA_HRS_HRS13_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS13_SHIFT)) & DMA_HRS_HRS13_MASK)
#define DMA_HRS_HRS13 DMA_HRS_HRS13_MASK
#define DMA_HRS_HRS14_MASK (0x4000U)
#define DMA_HRS_HRS14_SHIFT (14U)
#define DMA_HRS_HRS14_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS14_SHIFT)) & DMA_HRS_HRS14_MASK)
#define DMA_HRS_HRS14 DMA_HRS_HRS14_MASK
#define DMA_HRS_HRS15_MASK (0x8000U)
#define DMA_HRS_HRS15_SHIFT (15U)
#define DMA_HRS_HRS15_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS15_SHIFT)) & DMA_HRS_HRS15_MASK)
#define DMA_HRS_HRS15 DMA_HRS_HRS15_MASK
#define DMA_HRS_HRS16_MASK (0x10000U)
#define DMA_HRS_HRS16_SHIFT (16U)
#define DMA_HRS_HRS16_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS16_SHIFT)) & DMA_HRS_HRS16_MASK)
#define DMA_HRS_HRS16 DMA_HRS_HRS16_MASK
#define DMA_HRS_HRS17_MASK (0x20000U)
#define DMA_HRS_HRS17_SHIFT (17U)
#define DMA_HRS_HRS17_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS17_SHIFT)) & DMA_HRS_HRS17_MASK)
#define DMA_HRS_HRS17 DMA_HRS_HRS17_MASK
#define DMA_HRS_HRS18_MASK (0x40000U)
#define DMA_HRS_HRS18_SHIFT (18U)
#define DMA_HRS_HRS18_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS18_SHIFT)) & DMA_HRS_HRS18_MASK)
#define DMA_HRS_HRS18 DMA_HRS_HRS18_MASK
#define DMA_HRS_HRS19_MASK (0x80000U)
#define DMA_HRS_HRS19_SHIFT (19U)
#define DMA_HRS_HRS19_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS19_SHIFT)) & DMA_HRS_HRS19_MASK)
#define DMA_HRS_HRS19 DMA_HRS_HRS19_MASK
#define DMA_HRS_HRS20_MASK (0x100000U)
#define DMA_HRS_HRS20_SHIFT (20U)
#define DMA_HRS_HRS20_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS20_SHIFT)) & DMA_HRS_HRS20_MASK)
#define DMA_HRS_HRS20 DMA_HRS_HRS20_MASK
#define DMA_HRS_HRS21_MASK (0x200000U)
#define DMA_HRS_HRS21_SHIFT (21U)
#define DMA_HRS_HRS21_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS21_SHIFT)) & DMA_HRS_HRS21_MASK)
#define DMA_HRS_HRS21 DMA_HRS_HRS21_MASK
#define DMA_HRS_HRS22_MASK (0x400000U)
#define DMA_HRS_HRS22_SHIFT (22U)
#define DMA_HRS_HRS22_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS22_SHIFT)) & DMA_HRS_HRS22_MASK)
#define DMA_HRS_HRS22 DMA_HRS_HRS22_MASK
#define DMA_HRS_HRS23_MASK (0x800000U)
#define DMA_HRS_HRS23_SHIFT (23U)
#define DMA_HRS_HRS23_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS23_SHIFT)) & DMA_HRS_HRS23_MASK)
#define DMA_HRS_HRS23 DMA_HRS_HRS23_MASK
#define DMA_HRS_HRS24_MASK (0x1000000U)
#define DMA_HRS_HRS24_SHIFT (24U)
#define DMA_HRS_HRS24_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS24_SHIFT)) & DMA_HRS_HRS24_MASK)
#define DMA_HRS_HRS24 DMA_HRS_HRS24_MASK
#define DMA_HRS_HRS25_MASK (0x2000000U)
#define DMA_HRS_HRS25_SHIFT (25U)
#define DMA_HRS_HRS25_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS25_SHIFT)) & DMA_HRS_HRS25_MASK)
#define DMA_HRS_HRS25 DMA_HRS_HRS25_MASK
#define DMA_HRS_HRS26_MASK (0x4000000U)
#define DMA_HRS_HRS26_SHIFT (26U)
#define DMA_HRS_HRS26_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS26_SHIFT)) & DMA_HRS_HRS26_MASK)
#define DMA_HRS_HRS26 DMA_HRS_HRS26_MASK
#define DMA_HRS_HRS27_MASK (0x8000000U)
#define DMA_HRS_HRS27_SHIFT (27U)
#define DMA_HRS_HRS27_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS27_SHIFT)) & DMA_HRS_HRS27_MASK)
#define DMA_HRS_HRS27 DMA_HRS_HRS27_MASK
#define DMA_HRS_HRS28_MASK (0x10000000U)
#define DMA_HRS_HRS28_SHIFT (28U)
#define DMA_HRS_HRS28_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS28_SHIFT)) & DMA_HRS_HRS28_MASK)
#define DMA_HRS_HRS28 DMA_HRS_HRS28_MASK
#define DMA_HRS_HRS29_MASK (0x20000000U)
#define DMA_HRS_HRS29_SHIFT (29U)
#define DMA_HRS_HRS29_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS29_SHIFT)) & DMA_HRS_HRS29_MASK)
#define DMA_HRS_HRS29 DMA_HRS_HRS29_MASK
#define DMA_HRS_HRS30_MASK (0x40000000U)
#define DMA_HRS_HRS30_SHIFT (30U)
#define DMA_HRS_HRS30_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS30_SHIFT)) & DMA_HRS_HRS30_MASK)
#define DMA_HRS_HRS30 DMA_HRS_HRS30_MASK
#define DMA_HRS_HRS31_MASK (0x80000000U)
#define DMA_HRS_HRS31_SHIFT (31U)
#define DMA_HRS_HRS31_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS31_SHIFT)) & DMA_HRS_HRS31_MASK)
#define DMA_HRS_HRS31 DMA_HRS_HRS31_MASK
/*! @name EARS - Enable Asynchronous Request in Stop Register */
#define DMA_EARS_EDREQ_0_MASK (0x1U)
#define DMA_EARS_EDREQ_0_SHIFT (0U)
#define DMA_EARS_EDREQ_0_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_0_SHIFT)) & DMA_EARS_EDREQ_0_MASK)
#define DMA_EARS_EDREQ_0 DMA_EARS_EDREQ_0_MASK
#define DMA_EARS_EDREQ_1_MASK (0x2U)
#define DMA_EARS_EDREQ_1_SHIFT (1U)
#define DMA_EARS_EDREQ_1_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_1_SHIFT)) & DMA_EARS_EDREQ_1_MASK)
#define DMA_EARS_EDREQ_1 DMA_EARS_EDREQ_1_MASK
#define DMA_EARS_EDREQ_2_MASK (0x4U)
#define DMA_EARS_EDREQ_2_SHIFT (2U)
#define DMA_EARS_EDREQ_2_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_2_SHIFT)) & DMA_EARS_EDREQ_2_MASK)
#define DMA_EARS_EDREQ_2 DMA_EARS_EDREQ_2_MASK
#define DMA_EARS_EDREQ_3_MASK (0x8U)
#define DMA_EARS_EDREQ_3_SHIFT (3U)
#define DMA_EARS_EDREQ_3_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_3_SHIFT)) & DMA_EARS_EDREQ_3_MASK)
#define DMA_EARS_EDREQ_3 DMA_EARS_EDREQ_3_MASK
#define DMA_EARS_EDREQ_4_MASK (0x10U)
#define DMA_EARS_EDREQ_4_SHIFT (4U)
#define DMA_EARS_EDREQ_4_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_4_SHIFT)) & DMA_EARS_EDREQ_4_MASK)
#define DMA_EARS_EDREQ_4 DMA_EARS_EDREQ_4_MASK
#define DMA_EARS_EDREQ_5_MASK (0x20U)
#define DMA_EARS_EDREQ_5_SHIFT (5U)
#define DMA_EARS_EDREQ_5_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_5_SHIFT)) & DMA_EARS_EDREQ_5_MASK)
#define DMA_EARS_EDREQ_5 DMA_EARS_EDREQ_5_MASK
#define DMA_EARS_EDREQ_6_MASK (0x40U)
#define DMA_EARS_EDREQ_6_SHIFT (6U)
#define DMA_EARS_EDREQ_6_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_6_SHIFT)) & DMA_EARS_EDREQ_6_MASK)
#define DMA_EARS_EDREQ_6 DMA_EARS_EDREQ_6_MASK
#define DMA_EARS_EDREQ_7_MASK (0x80U)
#define DMA_EARS_EDREQ_7_SHIFT (7U)
#define DMA_EARS_EDREQ_7_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_7_SHIFT)) & DMA_EARS_EDREQ_7_MASK)
#define DMA_EARS_EDREQ_7 DMA_EARS_EDREQ_7_MASK
#define DMA_EARS_EDREQ_8_MASK (0x100U)
#define DMA_EARS_EDREQ_8_SHIFT (8U)
#define DMA_EARS_EDREQ_8_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_8_SHIFT)) & DMA_EARS_EDREQ_8_MASK)
#define DMA_EARS_EDREQ_8 DMA_EARS_EDREQ_8_MASK
#define DMA_EARS_EDREQ_9_MASK (0x200U)
#define DMA_EARS_EDREQ_9_SHIFT (9U)
#define DMA_EARS_EDREQ_9_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_9_SHIFT)) & DMA_EARS_EDREQ_9_MASK)
#define DMA_EARS_EDREQ_9 DMA_EARS_EDREQ_9_MASK
#define DMA_EARS_EDREQ_10_MASK (0x400U)
#define DMA_EARS_EDREQ_10_SHIFT (10U)
#define DMA_EARS_EDREQ_10_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_10_SHIFT)) & DMA_EARS_EDREQ_10_MASK)
#define DMA_EARS_EDREQ_10 DMA_EARS_EDREQ_10_MASK
#define DMA_EARS_EDREQ_11_MASK (0x800U)
#define DMA_EARS_EDREQ_11_SHIFT (11U)
#define DMA_EARS_EDREQ_11_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_11_SHIFT)) & DMA_EARS_EDREQ_11_MASK)
#define DMA_EARS_EDREQ_11 DMA_EARS_EDREQ_11_MASK
#define DMA_EARS_EDREQ_12_MASK (0x1000U)
#define DMA_EARS_EDREQ_12_SHIFT (12U)
#define DMA_EARS_EDREQ_12_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_12_SHIFT)) & DMA_EARS_EDREQ_12_MASK)
#define DMA_EARS_EDREQ_12 DMA_EARS_EDREQ_12_MASK
#define DMA_EARS_EDREQ_13_MASK (0x2000U)
#define DMA_EARS_EDREQ_13_SHIFT (13U)
#define DMA_EARS_EDREQ_13_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_13_SHIFT)) & DMA_EARS_EDREQ_13_MASK)
#define DMA_EARS_EDREQ_13 DMA_EARS_EDREQ_13_MASK
#define DMA_EARS_EDREQ_14_MASK (0x4000U)
#define DMA_EARS_EDREQ_14_SHIFT (14U)
#define DMA_EARS_EDREQ_14_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_14_SHIFT)) & DMA_EARS_EDREQ_14_MASK)
#define DMA_EARS_EDREQ_14 DMA_EARS_EDREQ_14_MASK
#define DMA_EARS_EDREQ_15_MASK (0x8000U)
#define DMA_EARS_EDREQ_15_SHIFT (15U)
#define DMA_EARS_EDREQ_15_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_15_SHIFT)) & DMA_EARS_EDREQ_15_MASK)
#define DMA_EARS_EDREQ_15 DMA_EARS_EDREQ_15_MASK
#define DMA_EARS_EDREQ_16_MASK (0x10000U)
#define DMA_EARS_EDREQ_16_SHIFT (16U)
#define DMA_EARS_EDREQ_16_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_16_SHIFT)) & DMA_EARS_EDREQ_16_MASK)
#define DMA_EARS_EDREQ_16 DMA_EARS_EDREQ_16_MASK
#define DMA_EARS_EDREQ_17_MASK (0x20000U)
#define DMA_EARS_EDREQ_17_SHIFT (17U)
#define DMA_EARS_EDREQ_17_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_17_SHIFT)) & DMA_EARS_EDREQ_17_MASK)
#define DMA_EARS_EDREQ_17 DMA_EARS_EDREQ_17_MASK
#define DMA_EARS_EDREQ_18_MASK (0x40000U)
#define DMA_EARS_EDREQ_18_SHIFT (18U)
#define DMA_EARS_EDREQ_18_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_18_SHIFT)) & DMA_EARS_EDREQ_18_MASK)
#define DMA_EARS_EDREQ_18 DMA_EARS_EDREQ_18_MASK
#define DMA_EARS_EDREQ_19_MASK (0x80000U)
#define DMA_EARS_EDREQ_19_SHIFT (19U)
#define DMA_EARS_EDREQ_19_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_19_SHIFT)) & DMA_EARS_EDREQ_19_MASK)
#define DMA_EARS_EDREQ_19 DMA_EARS_EDREQ_19_MASK
#define DMA_EARS_EDREQ_20_MASK (0x100000U)
#define DMA_EARS_EDREQ_20_SHIFT (20U)
#define DMA_EARS_EDREQ_20_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_20_SHIFT)) & DMA_EARS_EDREQ_20_MASK)
#define DMA_EARS_EDREQ_20 DMA_EARS_EDREQ_20_MASK
#define DMA_EARS_EDREQ_21_MASK (0x200000U)
#define DMA_EARS_EDREQ_21_SHIFT (21U)
#define DMA_EARS_EDREQ_21_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_21_SHIFT)) & DMA_EARS_EDREQ_21_MASK)
#define DMA_EARS_EDREQ_21 DMA_EARS_EDREQ_21_MASK
#define DMA_EARS_EDREQ_22_MASK (0x400000U)
#define DMA_EARS_EDREQ_22_SHIFT (22U)
#define DMA_EARS_EDREQ_22_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_22_SHIFT)) & DMA_EARS_EDREQ_22_MASK)
#define DMA_EARS_EDREQ_22 DMA_EARS_EDREQ_22_MASK
#define DMA_EARS_EDREQ_23_MASK (0x800000U)
#define DMA_EARS_EDREQ_23_SHIFT (23U)
#define DMA_EARS_EDREQ_23_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_23_SHIFT)) & DMA_EARS_EDREQ_23_MASK)
#define DMA_EARS_EDREQ_23 DMA_EARS_EDREQ_23_MASK
#define DMA_EARS_EDREQ_24_MASK (0x1000000U)
#define DMA_EARS_EDREQ_24_SHIFT (24U)
#define DMA_EARS_EDREQ_24_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_24_SHIFT)) & DMA_EARS_EDREQ_24_MASK)
#define DMA_EARS_EDREQ_24 DMA_EARS_EDREQ_24_MASK
#define DMA_EARS_EDREQ_25_MASK (0x2000000U)
#define DMA_EARS_EDREQ_25_SHIFT (25U)
#define DMA_EARS_EDREQ_25_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_25_SHIFT)) & DMA_EARS_EDREQ_25_MASK)
#define DMA_EARS_EDREQ_25 DMA_EARS_EDREQ_25_MASK
#define DMA_EARS_EDREQ_26_MASK (0x4000000U)
#define DMA_EARS_EDREQ_26_SHIFT (26U)
#define DMA_EARS_EDREQ_26_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_26_SHIFT)) & DMA_EARS_EDREQ_26_MASK)
#define DMA_EARS_EDREQ_26 DMA_EARS_EDREQ_26_MASK
#define DMA_EARS_EDREQ_27_MASK (0x8000000U)
#define DMA_EARS_EDREQ_27_SHIFT (27U)
#define DMA_EARS_EDREQ_27_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_27_SHIFT)) & DMA_EARS_EDREQ_27_MASK)
#define DMA_EARS_EDREQ_27 DMA_EARS_EDREQ_27_MASK
#define DMA_EARS_EDREQ_28_MASK (0x10000000U)
#define DMA_EARS_EDREQ_28_SHIFT (28U)
#define DMA_EARS_EDREQ_28_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_28_SHIFT)) & DMA_EARS_EDREQ_28_MASK)
#define DMA_EARS_EDREQ_28 DMA_EARS_EDREQ_28_MASK
#define DMA_EARS_EDREQ_29_MASK (0x20000000U)
#define DMA_EARS_EDREQ_29_SHIFT (29U)
#define DMA_EARS_EDREQ_29_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_29_SHIFT)) & DMA_EARS_EDREQ_29_MASK)
#define DMA_EARS_EDREQ_29 DMA_EARS_EDREQ_29_MASK
#define DMA_EARS_EDREQ_30_MASK (0x40000000U)
#define DMA_EARS_EDREQ_30_SHIFT (30U)
#define DMA_EARS_EDREQ_30_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_30_SHIFT)) & DMA_EARS_EDREQ_30_MASK)
#define DMA_EARS_EDREQ_30 DMA_EARS_EDREQ_30_MASK
#define DMA_EARS_EDREQ_31_MASK (0x80000000U)
#define DMA_EARS_EDREQ_31_SHIFT (31U)
#define DMA_EARS_EDREQ_31_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_31_SHIFT)) & DMA_EARS_EDREQ_31_MASK)
#define DMA_EARS_EDREQ_31 DMA_EARS_EDREQ_31_MASK
/*! @name DCHPRI3 - Channel n Priority Register */
#define DMA_DCHPRI3_CHPRI_MASK (0xFU)
#define DMA_DCHPRI3_CHPRI_SHIFT (0U)
#define DMA_DCHPRI3_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI3_CHPRI_SHIFT)) & DMA_DCHPRI3_CHPRI_MASK)
#define DMA_DCHPRI3_CHPRI DMA_DCHPRI3_CHPRI_MASK
#define DMA_DCHPRI3_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI3_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI3_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI3_GRPPRI_SHIFT)) & DMA_DCHPRI3_GRPPRI_MASK)
#define DMA_DCHPRI3_GRPPRI DMA_DCHPRI3_GRPPRI_MASK
#define DMA_DCHPRI3_DPA_MASK (0x40U)
#define DMA_DCHPRI3_DPA_SHIFT (6U)
#define DMA_DCHPRI3_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI3_DPA_SHIFT)) & DMA_DCHPRI3_DPA_MASK)
#define DMA_DCHPRI3_DPA DMA_DCHPRI3_DPA_MASK
#define DMA_DCHPRI3_ECP_MASK (0x80U)
#define DMA_DCHPRI3_ECP_SHIFT (7U)
#define DMA_DCHPRI3_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI3_ECP_SHIFT)) & DMA_DCHPRI3_ECP_MASK)
#define DMA_DCHPRI3_ECP DMA_DCHPRI3_ECP_MASK
/*! @name DCHPRI2 - Channel n Priority Register */
#define DMA_DCHPRI2_CHPRI_MASK (0xFU)
#define DMA_DCHPRI2_CHPRI_SHIFT (0U)
#define DMA_DCHPRI2_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI2_CHPRI_SHIFT)) & DMA_DCHPRI2_CHPRI_MASK)
#define DMA_DCHPRI2_CHPRI DMA_DCHPRI2_CHPRI_MASK
#define DMA_DCHPRI2_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI2_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI2_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI2_GRPPRI_SHIFT)) & DMA_DCHPRI2_GRPPRI_MASK)
#define DMA_DCHPRI2_GRPPRI DMA_DCHPRI2_GRPPRI_MASK
#define DMA_DCHPRI2_DPA_MASK (0x40U)
#define DMA_DCHPRI2_DPA_SHIFT (6U)
#define DMA_DCHPRI2_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI2_DPA_SHIFT)) & DMA_DCHPRI2_DPA_MASK)
#define DMA_DCHPRI2_DPA DMA_DCHPRI2_DPA_MASK
#define DMA_DCHPRI2_ECP_MASK (0x80U)
#define DMA_DCHPRI2_ECP_SHIFT (7U)
#define DMA_DCHPRI2_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI2_ECP_SHIFT)) & DMA_DCHPRI2_ECP_MASK)
#define DMA_DCHPRI2_ECP DMA_DCHPRI2_ECP_MASK
/*! @name DCHPRI1 - Channel n Priority Register */
#define DMA_DCHPRI1_CHPRI_MASK (0xFU)
#define DMA_DCHPRI1_CHPRI_SHIFT (0U)
#define DMA_DCHPRI1_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI1_CHPRI_SHIFT)) & DMA_DCHPRI1_CHPRI_MASK)
#define DMA_DCHPRI1_CHPRI DMA_DCHPRI1_CHPRI_MASK
#define DMA_DCHPRI1_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI1_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI1_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI1_GRPPRI_SHIFT)) & DMA_DCHPRI1_GRPPRI_MASK)
#define DMA_DCHPRI1_GRPPRI DMA_DCHPRI1_GRPPRI_MASK
#define DMA_DCHPRI1_DPA_MASK (0x40U)
#define DMA_DCHPRI1_DPA_SHIFT (6U)
#define DMA_DCHPRI1_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI1_DPA_SHIFT)) & DMA_DCHPRI1_DPA_MASK)
#define DMA_DCHPRI1_DPA DMA_DCHPRI1_DPA_MASK
#define DMA_DCHPRI1_ECP_MASK (0x80U)
#define DMA_DCHPRI1_ECP_SHIFT (7U)
#define DMA_DCHPRI1_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI1_ECP_SHIFT)) & DMA_DCHPRI1_ECP_MASK)
#define DMA_DCHPRI1_ECP DMA_DCHPRI1_ECP_MASK
/*! @name DCHPRI0 - Channel n Priority Register */
#define DMA_DCHPRI0_CHPRI_MASK (0xFU)
#define DMA_DCHPRI0_CHPRI_SHIFT (0U)
#define DMA_DCHPRI0_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI0_CHPRI_SHIFT)) & DMA_DCHPRI0_CHPRI_MASK)
#define DMA_DCHPRI0_CHPRI DMA_DCHPRI0_CHPRI_MASK
#define DMA_DCHPRI0_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI0_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI0_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI0_GRPPRI_SHIFT)) & DMA_DCHPRI0_GRPPRI_MASK)
#define DMA_DCHPRI0_GRPPRI DMA_DCHPRI0_GRPPRI_MASK
#define DMA_DCHPRI0_DPA_MASK (0x40U)
#define DMA_DCHPRI0_DPA_SHIFT (6U)
#define DMA_DCHPRI0_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI0_DPA_SHIFT)) & DMA_DCHPRI0_DPA_MASK)
#define DMA_DCHPRI0_DPA DMA_DCHPRI0_DPA_MASK
#define DMA_DCHPRI0_ECP_MASK (0x80U)
#define DMA_DCHPRI0_ECP_SHIFT (7U)
#define DMA_DCHPRI0_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI0_ECP_SHIFT)) & DMA_DCHPRI0_ECP_MASK)
#define DMA_DCHPRI0_ECP DMA_DCHPRI0_ECP_MASK
/*! @name DCHPRI7 - Channel n Priority Register */
#define DMA_DCHPRI7_CHPRI_MASK (0xFU)
#define DMA_DCHPRI7_CHPRI_SHIFT (0U)
#define DMA_DCHPRI7_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI7_CHPRI_SHIFT)) & DMA_DCHPRI7_CHPRI_MASK)
#define DMA_DCHPRI7_CHPRI DMA_DCHPRI7_CHPRI_MASK
#define DMA_DCHPRI7_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI7_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI7_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI7_GRPPRI_SHIFT)) & DMA_DCHPRI7_GRPPRI_MASK)
#define DMA_DCHPRI7_GRPPRI DMA_DCHPRI7_GRPPRI_MASK
#define DMA_DCHPRI7_DPA_MASK (0x40U)
#define DMA_DCHPRI7_DPA_SHIFT (6U)
#define DMA_DCHPRI7_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI7_DPA_SHIFT)) & DMA_DCHPRI7_DPA_MASK)
#define DMA_DCHPRI7_DPA DMA_DCHPRI7_DPA_MASK
#define DMA_DCHPRI7_ECP_MASK (0x80U)
#define DMA_DCHPRI7_ECP_SHIFT (7U)
#define DMA_DCHPRI7_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI7_ECP_SHIFT)) & DMA_DCHPRI7_ECP_MASK)
#define DMA_DCHPRI7_ECP DMA_DCHPRI7_ECP_MASK
/*! @name DCHPRI6 - Channel n Priority Register */
#define DMA_DCHPRI6_CHPRI_MASK (0xFU)
#define DMA_DCHPRI6_CHPRI_SHIFT (0U)
#define DMA_DCHPRI6_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI6_CHPRI_SHIFT)) & DMA_DCHPRI6_CHPRI_MASK)
#define DMA_DCHPRI6_CHPRI DMA_DCHPRI6_CHPRI_MASK
#define DMA_DCHPRI6_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI6_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI6_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI6_GRPPRI_SHIFT)) & DMA_DCHPRI6_GRPPRI_MASK)
#define DMA_DCHPRI6_GRPPRI DMA_DCHPRI6_GRPPRI_MASK
#define DMA_DCHPRI6_DPA_MASK (0x40U)
#define DMA_DCHPRI6_DPA_SHIFT (6U)
#define DMA_DCHPRI6_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI6_DPA_SHIFT)) & DMA_DCHPRI6_DPA_MASK)
#define DMA_DCHPRI6_DPA DMA_DCHPRI6_DPA_MASK
#define DMA_DCHPRI6_ECP_MASK (0x80U)
#define DMA_DCHPRI6_ECP_SHIFT (7U)
#define DMA_DCHPRI6_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI6_ECP_SHIFT)) & DMA_DCHPRI6_ECP_MASK)
#define DMA_DCHPRI6_ECP DMA_DCHPRI6_ECP_MASK
/*! @name DCHPRI5 - Channel n Priority Register */
#define DMA_DCHPRI5_CHPRI_MASK (0xFU)
#define DMA_DCHPRI5_CHPRI_SHIFT (0U)
#define DMA_DCHPRI5_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI5_CHPRI_SHIFT)) & DMA_DCHPRI5_CHPRI_MASK)
#define DMA_DCHPRI5_CHPRI DMA_DCHPRI5_CHPRI_MASK
#define DMA_DCHPRI5_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI5_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI5_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI5_GRPPRI_SHIFT)) & DMA_DCHPRI5_GRPPRI_MASK)
#define DMA_DCHPRI5_GRPPRI DMA_DCHPRI5_GRPPRI_MASK
#define DMA_DCHPRI5_DPA_MASK (0x40U)
#define DMA_DCHPRI5_DPA_SHIFT (6U)
#define DMA_DCHPRI5_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI5_DPA_SHIFT)) & DMA_DCHPRI5_DPA_MASK)
#define DMA_DCHPRI5_DPA DMA_DCHPRI5_DPA_MASK
#define DMA_DCHPRI5_ECP_MASK (0x80U)
#define DMA_DCHPRI5_ECP_SHIFT (7U)
#define DMA_DCHPRI5_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI5_ECP_SHIFT)) & DMA_DCHPRI5_ECP_MASK)
#define DMA_DCHPRI5_ECP DMA_DCHPRI5_ECP_MASK
/*! @name DCHPRI4 - Channel n Priority Register */
#define DMA_DCHPRI4_CHPRI_MASK (0xFU)
#define DMA_DCHPRI4_CHPRI_SHIFT (0U)
#define DMA_DCHPRI4_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI4_CHPRI_SHIFT)) & DMA_DCHPRI4_CHPRI_MASK)
#define DMA_DCHPRI4_CHPRI DMA_DCHPRI4_CHPRI_MASK
#define DMA_DCHPRI4_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI4_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI4_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI4_GRPPRI_SHIFT)) & DMA_DCHPRI4_GRPPRI_MASK)
#define DMA_DCHPRI4_GRPPRI DMA_DCHPRI4_GRPPRI_MASK
#define DMA_DCHPRI4_DPA_MASK (0x40U)
#define DMA_DCHPRI4_DPA_SHIFT (6U)
#define DMA_DCHPRI4_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI4_DPA_SHIFT)) & DMA_DCHPRI4_DPA_MASK)
#define DMA_DCHPRI4_DPA DMA_DCHPRI4_DPA_MASK
#define DMA_DCHPRI4_ECP_MASK (0x80U)
#define DMA_DCHPRI4_ECP_SHIFT (7U)
#define DMA_DCHPRI4_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI4_ECP_SHIFT)) & DMA_DCHPRI4_ECP_MASK)
#define DMA_DCHPRI4_ECP DMA_DCHPRI4_ECP_MASK
/*! @name DCHPRI11 - Channel n Priority Register */
#define DMA_DCHPRI11_CHPRI_MASK (0xFU)
#define DMA_DCHPRI11_CHPRI_SHIFT (0U)
#define DMA_DCHPRI11_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI11_CHPRI_SHIFT)) & DMA_DCHPRI11_CHPRI_MASK)
#define DMA_DCHPRI11_CHPRI DMA_DCHPRI11_CHPRI_MASK
#define DMA_DCHPRI11_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI11_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI11_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI11_GRPPRI_SHIFT)) & DMA_DCHPRI11_GRPPRI_MASK)
#define DMA_DCHPRI11_GRPPRI DMA_DCHPRI11_GRPPRI_MASK
#define DMA_DCHPRI11_DPA_MASK (0x40U)
#define DMA_DCHPRI11_DPA_SHIFT (6U)
#define DMA_DCHPRI11_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI11_DPA_SHIFT)) & DMA_DCHPRI11_DPA_MASK)
#define DMA_DCHPRI11_DPA DMA_DCHPRI11_DPA_MASK
#define DMA_DCHPRI11_ECP_MASK (0x80U)
#define DMA_DCHPRI11_ECP_SHIFT (7U)
#define DMA_DCHPRI11_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI11_ECP_SHIFT)) & DMA_DCHPRI11_ECP_MASK)
#define DMA_DCHPRI11_ECP DMA_DCHPRI11_ECP_MASK
/*! @name DCHPRI10 - Channel n Priority Register */
#define DMA_DCHPRI10_CHPRI_MASK (0xFU)
#define DMA_DCHPRI10_CHPRI_SHIFT (0U)
#define DMA_DCHPRI10_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI10_CHPRI_SHIFT)) & DMA_DCHPRI10_CHPRI_MASK)
#define DMA_DCHPRI10_CHPRI DMA_DCHPRI10_CHPRI_MASK
#define DMA_DCHPRI10_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI10_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI10_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI10_GRPPRI_SHIFT)) & DMA_DCHPRI10_GRPPRI_MASK)
#define DMA_DCHPRI10_GRPPRI DMA_DCHPRI10_GRPPRI_MASK
#define DMA_DCHPRI10_DPA_MASK (0x40U)
#define DMA_DCHPRI10_DPA_SHIFT (6U)
#define DMA_DCHPRI10_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI10_DPA_SHIFT)) & DMA_DCHPRI10_DPA_MASK)
#define DMA_DCHPRI10_DPA DMA_DCHPRI10_DPA_MASK
#define DMA_DCHPRI10_ECP_MASK (0x80U)
#define DMA_DCHPRI10_ECP_SHIFT (7U)
#define DMA_DCHPRI10_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI10_ECP_SHIFT)) & DMA_DCHPRI10_ECP_MASK)
#define DMA_DCHPRI10_ECP DMA_DCHPRI10_ECP_MASK
/*! @name DCHPRI9 - Channel n Priority Register */
#define DMA_DCHPRI9_CHPRI_MASK (0xFU)
#define DMA_DCHPRI9_CHPRI_SHIFT (0U)
#define DMA_DCHPRI9_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI9_CHPRI_SHIFT)) & DMA_DCHPRI9_CHPRI_MASK)
#define DMA_DCHPRI9_CHPRI DMA_DCHPRI9_CHPRI_MASK
#define DMA_DCHPRI9_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI9_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI9_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI9_GRPPRI_SHIFT)) & DMA_DCHPRI9_GRPPRI_MASK)
#define DMA_DCHPRI9_GRPPRI DMA_DCHPRI9_GRPPRI_MASK
#define DMA_DCHPRI9_DPA_MASK (0x40U)
#define DMA_DCHPRI9_DPA_SHIFT (6U)
#define DMA_DCHPRI9_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI9_DPA_SHIFT)) & DMA_DCHPRI9_DPA_MASK)
#define DMA_DCHPRI9_DPA DMA_DCHPRI9_DPA_MASK
#define DMA_DCHPRI9_ECP_MASK (0x80U)
#define DMA_DCHPRI9_ECP_SHIFT (7U)
#define DMA_DCHPRI9_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI9_ECP_SHIFT)) & DMA_DCHPRI9_ECP_MASK)
#define DMA_DCHPRI9_ECP DMA_DCHPRI9_ECP_MASK
/*! @name DCHPRI8 - Channel n Priority Register */
#define DMA_DCHPRI8_CHPRI_MASK (0xFU)
#define DMA_DCHPRI8_CHPRI_SHIFT (0U)
#define DMA_DCHPRI8_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI8_CHPRI_SHIFT)) & DMA_DCHPRI8_CHPRI_MASK)
#define DMA_DCHPRI8_CHPRI DMA_DCHPRI8_CHPRI_MASK
#define DMA_DCHPRI8_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI8_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI8_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI8_GRPPRI_SHIFT)) & DMA_DCHPRI8_GRPPRI_MASK)
#define DMA_DCHPRI8_GRPPRI DMA_DCHPRI8_GRPPRI_MASK
#define DMA_DCHPRI8_DPA_MASK (0x40U)
#define DMA_DCHPRI8_DPA_SHIFT (6U)
#define DMA_DCHPRI8_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI8_DPA_SHIFT)) & DMA_DCHPRI8_DPA_MASK)
#define DMA_DCHPRI8_DPA DMA_DCHPRI8_DPA_MASK
#define DMA_DCHPRI8_ECP_MASK (0x80U)
#define DMA_DCHPRI8_ECP_SHIFT (7U)
#define DMA_DCHPRI8_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI8_ECP_SHIFT)) & DMA_DCHPRI8_ECP_MASK)
#define DMA_DCHPRI8_ECP DMA_DCHPRI8_ECP_MASK
/*! @name DCHPRI15 - Channel n Priority Register */
#define DMA_DCHPRI15_CHPRI_MASK (0xFU)
#define DMA_DCHPRI15_CHPRI_SHIFT (0U)
#define DMA_DCHPRI15_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI15_CHPRI_SHIFT)) & DMA_DCHPRI15_CHPRI_MASK)
#define DMA_DCHPRI15_CHPRI DMA_DCHPRI15_CHPRI_MASK
#define DMA_DCHPRI15_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI15_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI15_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI15_GRPPRI_SHIFT)) & DMA_DCHPRI15_GRPPRI_MASK)
#define DMA_DCHPRI15_GRPPRI DMA_DCHPRI15_GRPPRI_MASK
#define DMA_DCHPRI15_DPA_MASK (0x40U)
#define DMA_DCHPRI15_DPA_SHIFT (6U)
#define DMA_DCHPRI15_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI15_DPA_SHIFT)) & DMA_DCHPRI15_DPA_MASK)
#define DMA_DCHPRI15_DPA DMA_DCHPRI15_DPA_MASK
#define DMA_DCHPRI15_ECP_MASK (0x80U)
#define DMA_DCHPRI15_ECP_SHIFT (7U)
#define DMA_DCHPRI15_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI15_ECP_SHIFT)) & DMA_DCHPRI15_ECP_MASK)
#define DMA_DCHPRI15_ECP DMA_DCHPRI15_ECP_MASK
/*! @name DCHPRI14 - Channel n Priority Register */
#define DMA_DCHPRI14_CHPRI_MASK (0xFU)
#define DMA_DCHPRI14_CHPRI_SHIFT (0U)
#define DMA_DCHPRI14_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI14_CHPRI_SHIFT)) & DMA_DCHPRI14_CHPRI_MASK)
#define DMA_DCHPRI14_CHPRI DMA_DCHPRI14_CHPRI_MASK
#define DMA_DCHPRI14_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI14_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI14_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI14_GRPPRI_SHIFT)) & DMA_DCHPRI14_GRPPRI_MASK)
#define DMA_DCHPRI14_GRPPRI DMA_DCHPRI14_GRPPRI_MASK
#define DMA_DCHPRI14_DPA_MASK (0x40U)
#define DMA_DCHPRI14_DPA_SHIFT (6U)
#define DMA_DCHPRI14_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI14_DPA_SHIFT)) & DMA_DCHPRI14_DPA_MASK)
#define DMA_DCHPRI14_DPA DMA_DCHPRI14_DPA_MASK
#define DMA_DCHPRI14_ECP_MASK (0x80U)
#define DMA_DCHPRI14_ECP_SHIFT (7U)
#define DMA_DCHPRI14_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI14_ECP_SHIFT)) & DMA_DCHPRI14_ECP_MASK)
#define DMA_DCHPRI14_ECP DMA_DCHPRI14_ECP_MASK
/*! @name DCHPRI13 - Channel n Priority Register */
#define DMA_DCHPRI13_CHPRI_MASK (0xFU)
#define DMA_DCHPRI13_CHPRI_SHIFT (0U)
#define DMA_DCHPRI13_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI13_CHPRI_SHIFT)) & DMA_DCHPRI13_CHPRI_MASK)
#define DMA_DCHPRI13_CHPRI DMA_DCHPRI13_CHPRI_MASK
#define DMA_DCHPRI13_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI13_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI13_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI13_GRPPRI_SHIFT)) & DMA_DCHPRI13_GRPPRI_MASK)
#define DMA_DCHPRI13_GRPPRI DMA_DCHPRI13_GRPPRI_MASK
#define DMA_DCHPRI13_DPA_MASK (0x40U)
#define DMA_DCHPRI13_DPA_SHIFT (6U)
#define DMA_DCHPRI13_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI13_DPA_SHIFT)) & DMA_DCHPRI13_DPA_MASK)
#define DMA_DCHPRI13_DPA DMA_DCHPRI13_DPA_MASK
#define DMA_DCHPRI13_ECP_MASK (0x80U)
#define DMA_DCHPRI13_ECP_SHIFT (7U)
#define DMA_DCHPRI13_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI13_ECP_SHIFT)) & DMA_DCHPRI13_ECP_MASK)
#define DMA_DCHPRI13_ECP DMA_DCHPRI13_ECP_MASK
/*! @name DCHPRI12 - Channel n Priority Register */
#define DMA_DCHPRI12_CHPRI_MASK (0xFU)
#define DMA_DCHPRI12_CHPRI_SHIFT (0U)
#define DMA_DCHPRI12_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI12_CHPRI_SHIFT)) & DMA_DCHPRI12_CHPRI_MASK)
#define DMA_DCHPRI12_CHPRI DMA_DCHPRI12_CHPRI_MASK
#define DMA_DCHPRI12_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI12_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI12_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI12_GRPPRI_SHIFT)) & DMA_DCHPRI12_GRPPRI_MASK)
#define DMA_DCHPRI12_GRPPRI DMA_DCHPRI12_GRPPRI_MASK
#define DMA_DCHPRI12_DPA_MASK (0x40U)
#define DMA_DCHPRI12_DPA_SHIFT (6U)
#define DMA_DCHPRI12_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI12_DPA_SHIFT)) & DMA_DCHPRI12_DPA_MASK)
#define DMA_DCHPRI12_DPA DMA_DCHPRI12_DPA_MASK
#define DMA_DCHPRI12_ECP_MASK (0x80U)
#define DMA_DCHPRI12_ECP_SHIFT (7U)
#define DMA_DCHPRI12_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI12_ECP_SHIFT)) & DMA_DCHPRI12_ECP_MASK)
#define DMA_DCHPRI12_ECP DMA_DCHPRI12_ECP_MASK
/*! @name DCHPRI19 - Channel n Priority Register */
#define DMA_DCHPRI19_CHPRI_MASK (0xFU)
#define DMA_DCHPRI19_CHPRI_SHIFT (0U)
#define DMA_DCHPRI19_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI19_CHPRI_SHIFT)) & DMA_DCHPRI19_CHPRI_MASK)
#define DMA_DCHPRI19_CHPRI DMA_DCHPRI19_CHPRI_MASK
#define DMA_DCHPRI19_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI19_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI19_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI19_GRPPRI_SHIFT)) & DMA_DCHPRI19_GRPPRI_MASK)
#define DMA_DCHPRI19_GRPPRI DMA_DCHPRI19_GRPPRI_MASK
#define DMA_DCHPRI19_DPA_MASK (0x40U)
#define DMA_DCHPRI19_DPA_SHIFT (6U)
#define DMA_DCHPRI19_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI19_DPA_SHIFT)) & DMA_DCHPRI19_DPA_MASK)
#define DMA_DCHPRI19_DPA DMA_DCHPRI19_DPA_MASK
#define DMA_DCHPRI19_ECP_MASK (0x80U)
#define DMA_DCHPRI19_ECP_SHIFT (7U)
#define DMA_DCHPRI19_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI19_ECP_SHIFT)) & DMA_DCHPRI19_ECP_MASK)
#define DMA_DCHPRI19_ECP DMA_DCHPRI19_ECP_MASK
/*! @name DCHPRI18 - Channel n Priority Register */
#define DMA_DCHPRI18_CHPRI_MASK (0xFU)
#define DMA_DCHPRI18_CHPRI_SHIFT (0U)
#define DMA_DCHPRI18_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI18_CHPRI_SHIFT)) & DMA_DCHPRI18_CHPRI_MASK)
#define DMA_DCHPRI18_CHPRI DMA_DCHPRI18_CHPRI_MASK
#define DMA_DCHPRI18_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI18_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI18_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI18_GRPPRI_SHIFT)) & DMA_DCHPRI18_GRPPRI_MASK)
#define DMA_DCHPRI18_GRPPRI DMA_DCHPRI18_GRPPRI_MASK
#define DMA_DCHPRI18_DPA_MASK (0x40U)
#define DMA_DCHPRI18_DPA_SHIFT (6U)
#define DMA_DCHPRI18_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI18_DPA_SHIFT)) & DMA_DCHPRI18_DPA_MASK)
#define DMA_DCHPRI18_DPA DMA_DCHPRI18_DPA_MASK
#define DMA_DCHPRI18_ECP_MASK (0x80U)
#define DMA_DCHPRI18_ECP_SHIFT (7U)
#define DMA_DCHPRI18_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI18_ECP_SHIFT)) & DMA_DCHPRI18_ECP_MASK)
#define DMA_DCHPRI18_ECP DMA_DCHPRI18_ECP_MASK
/*! @name DCHPRI17 - Channel n Priority Register */
#define DMA_DCHPRI17_CHPRI_MASK (0xFU)
#define DMA_DCHPRI17_CHPRI_SHIFT (0U)
#define DMA_DCHPRI17_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI17_CHPRI_SHIFT)) & DMA_DCHPRI17_CHPRI_MASK)
#define DMA_DCHPRI17_CHPRI DMA_DCHPRI17_CHPRI_MASK
#define DMA_DCHPRI17_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI17_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI17_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI17_GRPPRI_SHIFT)) & DMA_DCHPRI17_GRPPRI_MASK)
#define DMA_DCHPRI17_GRPPRI DMA_DCHPRI17_GRPPRI_MASK
#define DMA_DCHPRI17_DPA_MASK (0x40U)
#define DMA_DCHPRI17_DPA_SHIFT (6U)
#define DMA_DCHPRI17_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI17_DPA_SHIFT)) & DMA_DCHPRI17_DPA_MASK)
#define DMA_DCHPRI17_DPA DMA_DCHPRI17_DPA_MASK
#define DMA_DCHPRI17_ECP_MASK (0x80U)
#define DMA_DCHPRI17_ECP_SHIFT (7U)
#define DMA_DCHPRI17_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI17_ECP_SHIFT)) & DMA_DCHPRI17_ECP_MASK)
#define DMA_DCHPRI17_ECP DMA_DCHPRI17_ECP_MASK
/*! @name DCHPRI16 - Channel n Priority Register */
#define DMA_DCHPRI16_CHPRI_MASK (0xFU)
#define DMA_DCHPRI16_CHPRI_SHIFT (0U)
#define DMA_DCHPRI16_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI16_CHPRI_SHIFT)) & DMA_DCHPRI16_CHPRI_MASK)
#define DMA_DCHPRI16_CHPRI DMA_DCHPRI16_CHPRI_MASK
#define DMA_DCHPRI16_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI16_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI16_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI16_GRPPRI_SHIFT)) & DMA_DCHPRI16_GRPPRI_MASK)
#define DMA_DCHPRI16_GRPPRI DMA_DCHPRI16_GRPPRI_MASK
#define DMA_DCHPRI16_DPA_MASK (0x40U)
#define DMA_DCHPRI16_DPA_SHIFT (6U)
#define DMA_DCHPRI16_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI16_DPA_SHIFT)) & DMA_DCHPRI16_DPA_MASK)
#define DMA_DCHPRI16_DPA DMA_DCHPRI16_DPA_MASK
#define DMA_DCHPRI16_ECP_MASK (0x80U)
#define DMA_DCHPRI16_ECP_SHIFT (7U)
#define DMA_DCHPRI16_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI16_ECP_SHIFT)) & DMA_DCHPRI16_ECP_MASK)
#define DMA_DCHPRI16_ECP DMA_DCHPRI16_ECP_MASK
/*! @name DCHPRI23 - Channel n Priority Register */
#define DMA_DCHPRI23_CHPRI_MASK (0xFU)
#define DMA_DCHPRI23_CHPRI_SHIFT (0U)
#define DMA_DCHPRI23_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI23_CHPRI_SHIFT)) & DMA_DCHPRI23_CHPRI_MASK)
#define DMA_DCHPRI23_CHPRI DMA_DCHPRI23_CHPRI_MASK
#define DMA_DCHPRI23_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI23_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI23_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI23_GRPPRI_SHIFT)) & DMA_DCHPRI23_GRPPRI_MASK)
#define DMA_DCHPRI23_GRPPRI DMA_DCHPRI23_GRPPRI_MASK
#define DMA_DCHPRI23_DPA_MASK (0x40U)
#define DMA_DCHPRI23_DPA_SHIFT (6U)
#define DMA_DCHPRI23_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI23_DPA_SHIFT)) & DMA_DCHPRI23_DPA_MASK)
#define DMA_DCHPRI23_DPA DMA_DCHPRI23_DPA_MASK
#define DMA_DCHPRI23_ECP_MASK (0x80U)
#define DMA_DCHPRI23_ECP_SHIFT (7U)
#define DMA_DCHPRI23_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI23_ECP_SHIFT)) & DMA_DCHPRI23_ECP_MASK)
#define DMA_DCHPRI23_ECP DMA_DCHPRI23_ECP_MASK
/*! @name DCHPRI22 - Channel n Priority Register */
#define DMA_DCHPRI22_CHPRI_MASK (0xFU)
#define DMA_DCHPRI22_CHPRI_SHIFT (0U)
#define DMA_DCHPRI22_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI22_CHPRI_SHIFT)) & DMA_DCHPRI22_CHPRI_MASK)
#define DMA_DCHPRI22_CHPRI DMA_DCHPRI22_CHPRI_MASK
#define DMA_DCHPRI22_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI22_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI22_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI22_GRPPRI_SHIFT)) & DMA_DCHPRI22_GRPPRI_MASK)
#define DMA_DCHPRI22_GRPPRI DMA_DCHPRI22_GRPPRI_MASK
#define DMA_DCHPRI22_DPA_MASK (0x40U)
#define DMA_DCHPRI22_DPA_SHIFT (6U)
#define DMA_DCHPRI22_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI22_DPA_SHIFT)) & DMA_DCHPRI22_DPA_MASK)
#define DMA_DCHPRI22_DPA DMA_DCHPRI22_DPA_MASK
#define DMA_DCHPRI22_ECP_MASK (0x80U)
#define DMA_DCHPRI22_ECP_SHIFT (7U)
#define DMA_DCHPRI22_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI22_ECP_SHIFT)) & DMA_DCHPRI22_ECP_MASK)
#define DMA_DCHPRI22_ECP DMA_DCHPRI22_ECP_MASK
/*! @name DCHPRI21 - Channel n Priority Register */
#define DMA_DCHPRI21_CHPRI_MASK (0xFU)
#define DMA_DCHPRI21_CHPRI_SHIFT (0U)
#define DMA_DCHPRI21_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI21_CHPRI_SHIFT)) & DMA_DCHPRI21_CHPRI_MASK)
#define DMA_DCHPRI21_CHPRI DMA_DCHPRI21_CHPRI_MASK
#define DMA_DCHPRI21_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI21_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI21_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI21_GRPPRI_SHIFT)) & DMA_DCHPRI21_GRPPRI_MASK)
#define DMA_DCHPRI21_GRPPRI DMA_DCHPRI21_GRPPRI_MASK
#define DMA_DCHPRI21_DPA_MASK (0x40U)
#define DMA_DCHPRI21_DPA_SHIFT (6U)
#define DMA_DCHPRI21_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI21_DPA_SHIFT)) & DMA_DCHPRI21_DPA_MASK)
#define DMA_DCHPRI21_DPA DMA_DCHPRI21_DPA_MASK
#define DMA_DCHPRI21_ECP_MASK (0x80U)
#define DMA_DCHPRI21_ECP_SHIFT (7U)
#define DMA_DCHPRI21_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI21_ECP_SHIFT)) & DMA_DCHPRI21_ECP_MASK)
#define DMA_DCHPRI21_ECP DMA_DCHPRI21_ECP_MASK
/*! @name DCHPRI20 - Channel n Priority Register */
#define DMA_DCHPRI20_CHPRI_MASK (0xFU)
#define DMA_DCHPRI20_CHPRI_SHIFT (0U)
#define DMA_DCHPRI20_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI20_CHPRI_SHIFT)) & DMA_DCHPRI20_CHPRI_MASK)
#define DMA_DCHPRI20_CHPRI DMA_DCHPRI20_CHPRI_MASK
#define DMA_DCHPRI20_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI20_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI20_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI20_GRPPRI_SHIFT)) & DMA_DCHPRI20_GRPPRI_MASK)
#define DMA_DCHPRI20_GRPPRI DMA_DCHPRI20_GRPPRI_MASK
#define DMA_DCHPRI20_DPA_MASK (0x40U)
#define DMA_DCHPRI20_DPA_SHIFT (6U)
#define DMA_DCHPRI20_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI20_DPA_SHIFT)) & DMA_DCHPRI20_DPA_MASK)
#define DMA_DCHPRI20_DPA DMA_DCHPRI20_DPA_MASK
#define DMA_DCHPRI20_ECP_MASK (0x80U)
#define DMA_DCHPRI20_ECP_SHIFT (7U)
#define DMA_DCHPRI20_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI20_ECP_SHIFT)) & DMA_DCHPRI20_ECP_MASK)
#define DMA_DCHPRI20_ECP DMA_DCHPRI20_ECP_MASK
/*! @name DCHPRI27 - Channel n Priority Register */
#define DMA_DCHPRI27_CHPRI_MASK (0xFU)
#define DMA_DCHPRI27_CHPRI_SHIFT (0U)
#define DMA_DCHPRI27_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI27_CHPRI_SHIFT)) & DMA_DCHPRI27_CHPRI_MASK)
#define DMA_DCHPRI27_CHPRI DMA_DCHPRI27_CHPRI_MASK
#define DMA_DCHPRI27_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI27_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI27_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI27_GRPPRI_SHIFT)) & DMA_DCHPRI27_GRPPRI_MASK)
#define DMA_DCHPRI27_GRPPRI DMA_DCHPRI27_GRPPRI_MASK
#define DMA_DCHPRI27_DPA_MASK (0x40U)
#define DMA_DCHPRI27_DPA_SHIFT (6U)
#define DMA_DCHPRI27_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI27_DPA_SHIFT)) & DMA_DCHPRI27_DPA_MASK)
#define DMA_DCHPRI27_DPA DMA_DCHPRI27_DPA_MASK
#define DMA_DCHPRI27_ECP_MASK (0x80U)
#define DMA_DCHPRI27_ECP_SHIFT (7U)
#define DMA_DCHPRI27_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI27_ECP_SHIFT)) & DMA_DCHPRI27_ECP_MASK)
#define DMA_DCHPRI27_ECP DMA_DCHPRI27_ECP_MASK
/*! @name DCHPRI26 - Channel n Priority Register */
#define DMA_DCHPRI26_CHPRI_MASK (0xFU)
#define DMA_DCHPRI26_CHPRI_SHIFT (0U)
#define DMA_DCHPRI26_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI26_CHPRI_SHIFT)) & DMA_DCHPRI26_CHPRI_MASK)
#define DMA_DCHPRI26_CHPRI DMA_DCHPRI26_CHPRI_MASK
#define DMA_DCHPRI26_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI26_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI26_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI26_GRPPRI_SHIFT)) & DMA_DCHPRI26_GRPPRI_MASK)
#define DMA_DCHPRI26_GRPPRI DMA_DCHPRI26_GRPPRI_MASK
#define DMA_DCHPRI26_DPA_MASK (0x40U)
#define DMA_DCHPRI26_DPA_SHIFT (6U)
#define DMA_DCHPRI26_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI26_DPA_SHIFT)) & DMA_DCHPRI26_DPA_MASK)
#define DMA_DCHPRI26_DPA DMA_DCHPRI26_DPA_MASK
#define DMA_DCHPRI26_ECP_MASK (0x80U)
#define DMA_DCHPRI26_ECP_SHIFT (7U)
#define DMA_DCHPRI26_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI26_ECP_SHIFT)) & DMA_DCHPRI26_ECP_MASK)
#define DMA_DCHPRI26_ECP DMA_DCHPRI26_ECP_MASK
/*! @name DCHPRI25 - Channel n Priority Register */
#define DMA_DCHPRI25_CHPRI_MASK (0xFU)
#define DMA_DCHPRI25_CHPRI_SHIFT (0U)
#define DMA_DCHPRI25_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI25_CHPRI_SHIFT)) & DMA_DCHPRI25_CHPRI_MASK)
#define DMA_DCHPRI25_CHPRI DMA_DCHPRI25_CHPRI_MASK
#define DMA_DCHPRI25_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI25_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI25_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI25_GRPPRI_SHIFT)) & DMA_DCHPRI25_GRPPRI_MASK)
#define DMA_DCHPRI25_GRPPRI DMA_DCHPRI25_GRPPRI_MASK
#define DMA_DCHPRI25_DPA_MASK (0x40U)
#define DMA_DCHPRI25_DPA_SHIFT (6U)
#define DMA_DCHPRI25_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI25_DPA_SHIFT)) & DMA_DCHPRI25_DPA_MASK)
#define DMA_DCHPRI25_DPA DMA_DCHPRI25_DPA_MASK
#define DMA_DCHPRI25_ECP_MASK (0x80U)
#define DMA_DCHPRI25_ECP_SHIFT (7U)
#define DMA_DCHPRI25_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI25_ECP_SHIFT)) & DMA_DCHPRI25_ECP_MASK)
#define DMA_DCHPRI25_ECP DMA_DCHPRI25_ECP_MASK
/*! @name DCHPRI24 - Channel n Priority Register */
#define DMA_DCHPRI24_CHPRI_MASK (0xFU)
#define DMA_DCHPRI24_CHPRI_SHIFT (0U)
#define DMA_DCHPRI24_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI24_CHPRI_SHIFT)) & DMA_DCHPRI24_CHPRI_MASK)
#define DMA_DCHPRI24_CHPRI DMA_DCHPRI24_CHPRI_MASK
#define DMA_DCHPRI24_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI24_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI24_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI24_GRPPRI_SHIFT)) & DMA_DCHPRI24_GRPPRI_MASK)
#define DMA_DCHPRI24_GRPPRI DMA_DCHPRI24_GRPPRI_MASK
#define DMA_DCHPRI24_DPA_MASK (0x40U)
#define DMA_DCHPRI24_DPA_SHIFT (6U)
#define DMA_DCHPRI24_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI24_DPA_SHIFT)) & DMA_DCHPRI24_DPA_MASK)
#define DMA_DCHPRI24_DPA DMA_DCHPRI24_DPA_MASK
#define DMA_DCHPRI24_ECP_MASK (0x80U)
#define DMA_DCHPRI24_ECP_SHIFT (7U)
#define DMA_DCHPRI24_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI24_ECP_SHIFT)) & DMA_DCHPRI24_ECP_MASK)
#define DMA_DCHPRI24_ECP DMA_DCHPRI24_ECP_MASK
/*! @name DCHPRI31 - Channel n Priority Register */
#define DMA_DCHPRI31_CHPRI_MASK (0xFU)
#define DMA_DCHPRI31_CHPRI_SHIFT (0U)
#define DMA_DCHPRI31_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI31_CHPRI_SHIFT)) & DMA_DCHPRI31_CHPRI_MASK)
#define DMA_DCHPRI31_CHPRI DMA_DCHPRI31_CHPRI_MASK
#define DMA_DCHPRI31_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI31_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI31_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI31_GRPPRI_SHIFT)) & DMA_DCHPRI31_GRPPRI_MASK)
#define DMA_DCHPRI31_GRPPRI DMA_DCHPRI31_GRPPRI_MASK
#define DMA_DCHPRI31_DPA_MASK (0x40U)
#define DMA_DCHPRI31_DPA_SHIFT (6U)
#define DMA_DCHPRI31_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI31_DPA_SHIFT)) & DMA_DCHPRI31_DPA_MASK)
#define DMA_DCHPRI31_DPA DMA_DCHPRI31_DPA_MASK
#define DMA_DCHPRI31_ECP_MASK (0x80U)
#define DMA_DCHPRI31_ECP_SHIFT (7U)
#define DMA_DCHPRI31_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI31_ECP_SHIFT)) & DMA_DCHPRI31_ECP_MASK)
#define DMA_DCHPRI31_ECP DMA_DCHPRI31_ECP_MASK
/*! @name DCHPRI30 - Channel n Priority Register */
#define DMA_DCHPRI30_CHPRI_MASK (0xFU)
#define DMA_DCHPRI30_CHPRI_SHIFT (0U)
#define DMA_DCHPRI30_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI30_CHPRI_SHIFT)) & DMA_DCHPRI30_CHPRI_MASK)
#define DMA_DCHPRI30_CHPRI DMA_DCHPRI30_CHPRI_MASK
#define DMA_DCHPRI30_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI30_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI30_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI30_GRPPRI_SHIFT)) & DMA_DCHPRI30_GRPPRI_MASK)
#define DMA_DCHPRI30_GRPPRI DMA_DCHPRI30_GRPPRI_MASK
#define DMA_DCHPRI30_DPA_MASK (0x40U)
#define DMA_DCHPRI30_DPA_SHIFT (6U)
#define DMA_DCHPRI30_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI30_DPA_SHIFT)) & DMA_DCHPRI30_DPA_MASK)
#define DMA_DCHPRI30_DPA DMA_DCHPRI30_DPA_MASK
#define DMA_DCHPRI30_ECP_MASK (0x80U)
#define DMA_DCHPRI30_ECP_SHIFT (7U)
#define DMA_DCHPRI30_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI30_ECP_SHIFT)) & DMA_DCHPRI30_ECP_MASK)
#define DMA_DCHPRI30_ECP DMA_DCHPRI30_ECP_MASK
/*! @name DCHPRI29 - Channel n Priority Register */
#define DMA_DCHPRI29_CHPRI_MASK (0xFU)
#define DMA_DCHPRI29_CHPRI_SHIFT (0U)
#define DMA_DCHPRI29_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI29_CHPRI_SHIFT)) & DMA_DCHPRI29_CHPRI_MASK)
#define DMA_DCHPRI29_CHPRI DMA_DCHPRI29_CHPRI_MASK
#define DMA_DCHPRI29_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI29_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI29_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI29_GRPPRI_SHIFT)) & DMA_DCHPRI29_GRPPRI_MASK)
#define DMA_DCHPRI29_GRPPRI DMA_DCHPRI29_GRPPRI_MASK
#define DMA_DCHPRI29_DPA_MASK (0x40U)
#define DMA_DCHPRI29_DPA_SHIFT (6U)
#define DMA_DCHPRI29_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI29_DPA_SHIFT)) & DMA_DCHPRI29_DPA_MASK)
#define DMA_DCHPRI29_DPA DMA_DCHPRI29_DPA_MASK
#define DMA_DCHPRI29_ECP_MASK (0x80U)
#define DMA_DCHPRI29_ECP_SHIFT (7U)
#define DMA_DCHPRI29_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI29_ECP_SHIFT)) & DMA_DCHPRI29_ECP_MASK)
#define DMA_DCHPRI29_ECP DMA_DCHPRI29_ECP_MASK
/*! @name DCHPRI28 - Channel n Priority Register */
#define DMA_DCHPRI28_CHPRI_MASK (0xFU)
#define DMA_DCHPRI28_CHPRI_SHIFT (0U)
#define DMA_DCHPRI28_CHPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI28_CHPRI_SHIFT)) & DMA_DCHPRI28_CHPRI_MASK)
#define DMA_DCHPRI28_CHPRI DMA_DCHPRI28_CHPRI_MASK
#define DMA_DCHPRI28_GRPPRI_MASK (0x30U)
#define DMA_DCHPRI28_GRPPRI_SHIFT (4U)
#define DMA_DCHPRI28_GRPPRI_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI28_GRPPRI_SHIFT)) & DMA_DCHPRI28_GRPPRI_MASK)
#define DMA_DCHPRI28_GRPPRI DMA_DCHPRI28_GRPPRI_MASK
#define DMA_DCHPRI28_DPA_MASK (0x40U)
#define DMA_DCHPRI28_DPA_SHIFT (6U)
#define DMA_DCHPRI28_DPA_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI28_DPA_SHIFT)) & DMA_DCHPRI28_DPA_MASK)
#define DMA_DCHPRI28_DPA DMA_DCHPRI28_DPA_MASK
#define DMA_DCHPRI28_ECP_MASK (0x80U)
#define DMA_DCHPRI28_ECP_SHIFT (7U)
#define DMA_DCHPRI28_ECP_SET(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI28_ECP_SHIFT)) & DMA_DCHPRI28_ECP_MASK)
#define DMA_DCHPRI28_ECP DMA_DCHPRI28_ECP_MASK
/*! @name SADDR - TCD Source Address */
#define DMA_SADDR_SADDR_MASK (0xFFFFFFFFU)
#define DMA_SADDR_SADDR_SHIFT (0U)
#define DMA_SADDR_SADDR_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_SADDR_SADDR_SHIFT)) & DMA_SADDR_SADDR_MASK)
#define DMA_SADDR_SADDR DMA_SADDR_SADDR_MASK
/* The count of DMA_SADDR */
#define DMA_SADDR_COUNT (32U)
/*! @name SOFF - TCD Signed Source Address Offset */
#define DMA_SOFF_SOFF_MASK (0xFFFFU)
#define DMA_SOFF_SOFF_SHIFT (0U)
#define DMA_SOFF_SOFF_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_SOFF_SOFF_SHIFT)) & DMA_SOFF_SOFF_MASK)
#define DMA_SOFF_SOFF DMA_SOFF_SOFF_MASK
/* The count of DMA_SOFF */
#define DMA_SOFF_COUNT (32U)
/*! @name ATTR - TCD Transfer Attributes */
#define DMA_ATTR_DSIZE_MASK (0x7U)
#define DMA_ATTR_DSIZE_SHIFT (0U)
#define DMA_ATTR_DSIZE(x) (((uint16_t)(((uint16_t)(x)) << DMA_ATTR_DSIZE_SHIFT)) & DMA_ATTR_DSIZE_MASK)
#define DMA_ATTR_DMOD_MASK (0xF8U)
#define DMA_ATTR_DMOD_SHIFT (3U)
#define DMA_ATTR_DMOD(x) (((uint16_t)(((uint16_t)(x)) << DMA_ATTR_DMOD_SHIFT)) & DMA_ATTR_DMOD_MASK)
#define DMA_ATTR_SSIZE_MASK (0x700U)
#define DMA_ATTR_SSIZE_SHIFT (8U)
#define DMA_ATTR_SSIZE(x) (((uint16_t)(((uint16_t)(x)) << DMA_ATTR_SSIZE_SHIFT)) & DMA_ATTR_SSIZE_MASK)
#define DMA_ATTR_SMOD_MASK (0xF800U)
#define DMA_ATTR_SMOD_SHIFT (11U)
#define DMA_ATTR_SMOD(x) (((uint16_t)(((uint16_t)(x)) << DMA_ATTR_SMOD_SHIFT)) & DMA_ATTR_SMOD_MASK)
/* The count of DMA_ATTR */
#define DMA_ATTR_COUNT (32U)
/*! @name NBYTES_MLNO - TCD Minor Byte Count (Minor Loop Mapping Disabled) */
#define DMA_NBYTES_MLNO_NBYTES_MASK (0xFFFFFFFFU)
#define DMA_NBYTES_MLNO_NBYTES_SHIFT (0U)
#define DMA_NBYTES_MLNO_NBYTES_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLNO_NBYTES_SHIFT)) & DMA_NBYTES_MLNO_NBYTES_MASK)
#define DMA_NBYTES_MLNO_NBYTES DMA_NBYTES_MLNO_NBYTES_MASK
/* The count of DMA_NBYTES_MLNO */
#define DMA_NBYTES_MLNO_COUNT (32U)
/*! @name NBYTES_MLOFFNO - TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled) */
#define DMA_NBYTES_MLOFFNO_NBYTES_MASK (0x3FFFFFFFU)
#define DMA_NBYTES_MLOFFNO_NBYTES_SHIFT (0U)
#define DMA_NBYTES_MLOFFNO_NBYTES_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFNO_NBYTES_SHIFT)) & DMA_NBYTES_MLOFFNO_NBYTES_MASK)
#define DMA_NBYTES_MLOFFNO_NBYTES DMA_NBYTES_MLOFFNO_NBYTES_MASK
#define DMA_NBYTES_MLOFFNO_DMLOE_MASK (0x40000000U)
#define DMA_NBYTES_MLOFFNO_DMLOE_SHIFT (30U)
#define DMA_NBYTES_MLOFFNO_DMLOE_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFNO_DMLOE_SHIFT)) & DMA_NBYTES_MLOFFNO_DMLOE_MASK)
#define DMA_NBYTES_MLOFFNO_DMLOE DMA_NBYTES_MLOFFNO_DMLOE_MASK
#define DMA_NBYTES_MLOFFNO_SMLOE_MASK (0x80000000U)
#define DMA_NBYTES_MLOFFNO_SMLOE_SHIFT (31U)
#define DMA_NBYTES_MLOFFNO_SMLOE_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFNO_SMLOE_SHIFT)) & DMA_NBYTES_MLOFFNO_SMLOE_MASK)
#define DMA_NBYTES_MLOFFNO_SMLOE DMA_NBYTES_MLOFFNO_SMLOE_MASK
/* The count of DMA_NBYTES_MLOFFNO */
#define DMA_NBYTES_MLOFFNO_COUNT (32U)
/*! @name NBYTES_MLOFFYES - TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled) */
#define DMA_NBYTES_MLOFFYES_NBYTES_MASK (0x3FFU)
#define DMA_NBYTES_MLOFFYES_NBYTES_SHIFT (0U)
#define DMA_NBYTES_MLOFFYES_NBYTES_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFYES_NBYTES_SHIFT)) & DMA_NBYTES_MLOFFYES_NBYTES_MASK)
#define DMA_NBYTES_MLOFFYES_NBYTES DMA_NBYTES_MLOFFYES_NBYTES_MASK
#define DMA_NBYTES_MLOFFYES_MLOFF_MASK (0x3FFFFC00U)
#define DMA_NBYTES_MLOFFYES_MLOFF_SHIFT (10U)
#define DMA_NBYTES_MLOFFYES_MLOFF_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFYES_MLOFF_SHIFT)) & DMA_NBYTES_MLOFFYES_MLOFF_MASK)
#define DMA_NBYTES_MLOFFYES_MLOFF DMA_NBYTES_MLOFFYES_MLOFF_MASK
#define DMA_NBYTES_MLOFFYES_DMLOE_MASK (0x40000000U)
#define DMA_NBYTES_MLOFFYES_DMLOE_SHIFT (30U)
#define DMA_NBYTES_MLOFFYES_DMLOE_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFYES_DMLOE_SHIFT)) & DMA_NBYTES_MLOFFYES_DMLOE_MASK)
#define DMA_NBYTES_MLOFFYES_DMLOE DMA_NBYTES_MLOFFYES_DMLOE_MASK
#define DMA_NBYTES_MLOFFYES_SMLOE_MASK (0x80000000U)
#define DMA_NBYTES_MLOFFYES_SMLOE_SHIFT (31U)
#define DMA_NBYTES_MLOFFYES_SMLOE_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFYES_SMLOE_SHIFT)) & DMA_NBYTES_MLOFFYES_SMLOE_MASK)
#define DMA_NBYTES_MLOFFYES_SMLOE DMA_NBYTES_MLOFFYES_SMLOE_MASK
/* The count of DMA_NBYTES_MLOFFYES */
#define DMA_NBYTES_MLOFFYES_COUNT (32U)
/*! @name SLAST - TCD Last Source Address Adjustment */
#define DMA_SLAST_SLAST_MASK (0xFFFFFFFFU)
#define DMA_SLAST_SLAST_SHIFT (0U)
#define DMA_SLAST_SLAST_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_SLAST_SLAST_SHIFT)) & DMA_SLAST_SLAST_MASK)
#define DMA_SLAST_SLAST DMA_SLAST_SLAST_MASK
/* The count of DMA_SLAST */
#define DMA_SLAST_COUNT (32U)
/*! @name DADDR - TCD Destination Address */
#define DMA_DADDR_DADDR_MASK (0xFFFFFFFFU)
#define DMA_DADDR_DADDR_SHIFT (0U)
#define DMA_DADDR_DADDR_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_DADDR_DADDR_SHIFT)) & DMA_DADDR_DADDR_MASK)
#define DMA_DADDR_DADDR DMA_DADDR_DADDR_MASK
/* The count of DMA_DADDR */
#define DMA_DADDR_COUNT (32U)
/*! @name DOFF - TCD Signed Destination Address Offset */
#define DMA_DOFF_DOFF_MASK (0xFFFFU)
#define DMA_DOFF_DOFF_SHIFT (0U)
#define DMA_DOFF_DOFF_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_DOFF_DOFF_SHIFT)) & DMA_DOFF_DOFF_MASK)
#define DMA_DOFF_DOFF DMA_DOFF_DOFF_MASK
/* The count of DMA_DOFF */
#define DMA_DOFF_COUNT (32U)
/*! @name CITER_ELINKNO - TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) */
#define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU)
#define DMA_CITER_ELINKNO_CITER_SHIFT (0U)
#define DMA_CITER_ELINKNO_CITER_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_CITER_ELINKNO_CITER_SHIFT)) & DMA_CITER_ELINKNO_CITER_MASK)
#define DMA_CITER_ELINKNO_CITER DMA_CITER_ELINKNO_CITER_MASK
#define DMA_CITER_ELINKNO_ELINK_MASK (0x8000U)
#define DMA_CITER_ELINKNO_ELINK_SHIFT (15U)
#define DMA_CITER_ELINKNO_ELINK_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_CITER_ELINKNO_ELINK_SHIFT)) & DMA_CITER_ELINKNO_ELINK_MASK)
#define DMA_CITER_ELINKNO_ELINK DMA_CITER_ELINKNO_ELINK_MASK
/* The count of DMA_CITER_ELINKNO */
#define DMA_CITER_ELINKNO_COUNT (32U)
/*! @name CITER_ELINKYES - TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) */
#define DMA_CITER_ELINKYES_CITER_MASK (0x1FFU)
#define DMA_CITER_ELINKYES_CITER_SHIFT (0U)
#define DMA_CITER_ELINKYES_CITER_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_CITER_ELINKYES_CITER_SHIFT)) & DMA_CITER_ELINKYES_CITER_MASK)
#define DMA_CITER_ELINKYES_CITER DMA_CITER_ELINKYES_CITER_MASK
#define DMA_CITER_ELINKYES_LINKCH_MASK (0x3E00U)
#define DMA_CITER_ELINKYES_LINKCH_SHIFT (9U)
#define DMA_CITER_ELINKYES_LINKCH_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_CITER_ELINKYES_LINKCH_SHIFT)) & DMA_CITER_ELINKYES_LINKCH_MASK)
#define DMA_CITER_ELINKYES_LINKCH DMA_CITER_ELINKYES_LINKCH_MASK
#define DMA_CITER_ELINKYES_ELINK_MASK (0x8000U)
#define DMA_CITER_ELINKYES_ELINK_SHIFT (15U)
#define DMA_CITER_ELINKYES_ELINK_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_CITER_ELINKYES_ELINK_SHIFT)) & DMA_CITER_ELINKYES_ELINK_MASK)
#define DMA_CITER_ELINKYES_ELINK DMA_CITER_ELINKYES_ELINK_MASK
/* The count of DMA_CITER_ELINKYES */
#define DMA_CITER_ELINKYES_COUNT (32U)
/*! @name DLAST_SGA - TCD Last Destination Address Adjustment/Scatter Gather Address */
#define DMA_DLAST_SGA_DLASTSGA_MASK (0xFFFFFFFFU)
#define DMA_DLAST_SGA_DLASTSGA_SHIFT (0U)
#define DMA_DLAST_SGA_DLASTSGA_SET(x) (((uint32_t)(((uint32_t)(x)) << DMA_DLAST_SGA_DLASTSGA_SHIFT)) & DMA_DLAST_SGA_DLASTSGA_MASK)
#define DMA_DLAST_SGA_DLASTSGA DMA_DLAST_SGA_DLASTSGA_MASK
/* The count of DMA_DLAST_SGA */
#define DMA_DLAST_SGA_COUNT (32U)
/*! @name CSR - TCD Control and Status */
#define DMA_CSR_START_MASK (0x1U)
#define DMA_CSR_START_SHIFT (0U)
#define DMA_CSR_START_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_START_SHIFT)) & DMA_CSR_START_MASK)
#define DMA_CSR_START DMA_CSR_START_MASK
#define DMA_CSR_INTMAJOR_MASK (0x2U)
#define DMA_CSR_INTMAJOR_SHIFT (1U)
#define DMA_CSR_INTMAJOR_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_INTMAJOR_SHIFT)) & DMA_CSR_INTMAJOR_MASK)
#define DMA_CSR_INTMAJOR DMA_CSR_INTMAJOR_MASK
#define DMA_CSR_INTHALF_MASK (0x4U)
#define DMA_CSR_INTHALF_SHIFT (2U)
#define DMA_CSR_INTHALF_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_INTHALF_SHIFT)) & DMA_CSR_INTHALF_MASK)
#define DMA_CSR_INTHALF DMA_CSR_INTHALF_MASK
#define DMA_CSR_DREQ_MASK (0x8U)
#define DMA_CSR_DREQ_SHIFT (3U)
#define DMA_CSR_DREQ_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_DREQ_SHIFT)) & DMA_CSR_DREQ_MASK)
#define DMA_CSR_DREQ DMA_CSR_DREQ_MASK
#define DMA_CSR_ESG_MASK (0x10U)
#define DMA_CSR_ESG_SHIFT (4U)
#define DMA_CSR_ESG_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_ESG_SHIFT)) & DMA_CSR_ESG_MASK)
#define DMA_CSR_ESG DMA_CSR_ESG_MASK
#define DMA_CSR_MAJORELINK_MASK (0x20U)
#define DMA_CSR_MAJORELINK_SHIFT (5U)
#define DMA_CSR_MAJORELINK_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_MAJORELINK_SHIFT)) & DMA_CSR_MAJORELINK_MASK)
#define DMA_CSR_MAJORELINK DMA_CSR_MAJORELINK_MASK
#define DMA_CSR_ACTIVE_MASK (0x40U)
#define DMA_CSR_ACTIVE_SHIFT (6U)
#define DMA_CSR_ACTIVE_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_ACTIVE_SHIFT)) & DMA_CSR_ACTIVE_MASK)
#define DMA_CSR_ACTIVE DMA_CSR_ACTIVE_MASK
#define DMA_CSR_DONE_MASK (0x80U)
#define DMA_CSR_DONE_SHIFT (7U)
#define DMA_CSR_DONE_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_DONE_SHIFT)) & DMA_CSR_DONE_MASK)
#define DMA_CSR_DONE DMA_CSR_DONE_MASK
#define DMA_CSR_MAJORLINKCH_MASK (0x1F00U)
#define DMA_CSR_MAJORLINKCH_SHIFT (8U)
#define DMA_CSR_MAJORLINKCH_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_MAJORLINKCH_SHIFT)) & DMA_CSR_MAJORLINKCH_MASK)
#define DMA_CSR_MAJORLINKCH DMA_CSR_MAJORLINKCH_MASK
#define DMA_CSR_BWC_MASK (0xC000U)
#define DMA_CSR_BWC_SHIFT (14U)
#define DMA_CSR_BWC_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_BWC_SHIFT)) & DMA_CSR_BWC_MASK)
#define DMA_CSR_BWC DMA_CSR_BWC_MASK
/* The count of DMA_CSR */
#define DMA_CSR_COUNT (32U)
/*! @name BITER_ELINKNO - TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) */
#define DMA_BITER_ELINKNO_BITER_MASK (0x7FFFU)
#define DMA_BITER_ELINKNO_BITER_SHIFT (0U)
#define DMA_BITER_ELINKNO_BITER_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_BITER_ELINKNO_BITER_SHIFT)) & DMA_BITER_ELINKNO_BITER_MASK)
#define DMA_BITER_ELINKNO_BITER DMA_BITER_ELINKNO_BITER_MASK
#define DMA_BITER_ELINKNO_ELINK_MASK (0x8000U)
#define DMA_BITER_ELINKNO_ELINK_SHIFT (15U)
#define DMA_BITER_ELINKNO_ELINK_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_BITER_ELINKNO_ELINK_SHIFT)) & DMA_BITER_ELINKNO_ELINK_MASK)
#define DMA_BITER_ELINKNO_ELINK DMA_BITER_ELINKNO_ELINK_MASK
/* The count of DMA_BITER_ELINKNO */
#define DMA_BITER_ELINKNO_COUNT (32U)
/*! @name BITER_ELINKYES - TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) */
#define DMA_BITER_ELINKYES_BITER_MASK (0x1FFU)
#define DMA_BITER_ELINKYES_BITER_SHIFT (0U)
#define DMA_BITER_ELINKYES_BITER_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_BITER_ELINKYES_BITER_SHIFT)) & DMA_BITER_ELINKYES_BITER_MASK)
#define DMA_BITER_ELINKYES_BITER DMA_BITER_ELINKYES_BITER_MASK
#define DMA_BITER_ELINKYES_LINKCH_MASK (0x3E00U)
#define DMA_BITER_ELINKYES_LINKCH_SHIFT (9U)
#define DMA_BITER_ELINKYES_LINKCH_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_BITER_ELINKYES_LINKCH_SHIFT)) & DMA_BITER_ELINKYES_LINKCH_MASK)
#define DMA_BITER_ELINKYES_LINKCH DMA_BITER_ELINKYES_LINKCH_MASK
#define DMA_BITER_ELINKYES_ELINK_MASK (0x8000U)
#define DMA_BITER_ELINKYES_ELINK_SHIFT (15U)
#define DMA_BITER_ELINKYES_ELINK_SET(x) (((uint16_t)(((uint16_t)(x)) << DMA_BITER_ELINKYES_ELINK_SHIFT)) & DMA_BITER_ELINKYES_ELINK_MASK)
#define DMA_BITER_ELINKYES_ELINK DMA_BITER_ELINKYES_ELINK_MASK
/* The count of DMA_BITER_ELINKYES */
#define DMA_BITER_ELINKYES_COUNT (32U)
/*!
* @}
*/ /* end of group DMA_Register_Masks */
/* DMA - Peripheral instance base addresses */
/** Peripheral DMA base address */
#define DMA_BASE (0x40008000u)
/** Peripheral DMA base pointer */
#define DMA0 ((DMA_TypeDef *)DMA_BASE)
#define DMA DMA0
/** Array initializer of DMA peripheral base addresses */
#define DMA_BASE_ADDRS { DMA_BASE }
/** Array initializer of DMA peripheral base pointers */
#define DMA_BASE_PTRS { DMA0 }
/** Interrupt vectors for the DMA peripheral type */
#define DMA_CHN_IRQS { { DMA0_DMA16_IRQn, DMA1_DMA17_IRQn, DMA2_DMA18_IRQn, DMA3_DMA19_IRQn, DMA4_DMA20_IRQn, DMA5_DMA21_IRQn, DMA6_DMA22_IRQn, DMA7_DMA23_IRQn, DMA8_DMA24_IRQn, DMA9_DMA25_IRQn, DMA10_DMA26_IRQn, DMA11_DMA27_IRQn, DMA12_DMA28_IRQn, DMA13_DMA29_IRQn, DMA14_DMA30_IRQn, DMA15_DMA31_IRQn, DMA0_DMA16_IRQn, DMA1_DMA17_IRQn, DMA2_DMA18_IRQn, DMA3_DMA19_IRQn, DMA4_DMA20_IRQn, DMA5_DMA21_IRQn, DMA6_DMA22_IRQn, DMA7_DMA23_IRQn, DMA8_DMA24_IRQn, DMA9_DMA25_IRQn, DMA10_DMA26_IRQn, DMA11_DMA27_IRQn, DMA12_DMA28_IRQn, DMA13_DMA29_IRQn, DMA14_DMA30_IRQn, DMA15_DMA31_IRQn } }
#define DMA_ERROR_IRQS { DMA_Error_IRQn }
/*!
* @}
*/ /* end of group DMA_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- DMAMUX Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup DMAMUX_Peripheral_Access_Layer DMAMUX Peripheral Access Layer
* @{
*/
/** DMAMUX - Register Layout Typedef */
typedef struct {
__IO uint8_t CHCFG[32]; /**< Channel Configuration register, array offset: 0x0, array step: 0x1 */
} DMAMUX_TypeDef;
/* ----------------------------------------------------------------------------
-- DMAMUX Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup DMAMUX_Register_Masks DMAMUX Register Masks
* @{
*/
/*! @name CHCFG - Channel Configuration register */
#define DMAMUX_CHCFGn_SOURCE_MASK (0x3FU)
#define DMAMUX_CHCFGn_SOURCE_SHIFT (0U)
#define DMAMUX_CHCFGn_SOURCE(x) (((uint8_t)(((uint8_t)(x)) << DMAMUX_CHCFGn_SOURCE_SHIFT)) & DMAMUX_CHCFGn_SOURCE_MASK)
#define DMAMUX_CHCFGn_TRIG_MASK (0x40U)
#define DMAMUX_CHCFGn_TRIG_SHIFT (6U)
#define DMAMUX_CHCFGn_TRIG(x) (((uint8_t)(((uint8_t)(x)) << DMAMUX_CHCFGn_TRIG_SHIFT)) & DMAMUX_CHCFGn_TRIG_MASK)
#define DMAMUX_CHCFGn_ENBL_MASK (0x80U)
#define DMAMUX_CHCFGn_ENBL_SHIFT (7U)
#define DMAMUX_CHCFGn_ENBL_SET(x) (((uint8_t)(((uint8_t)(x)) << DMAMUX_CHCFGn_ENBL_SHIFT)) & DMAMUX_CHCFGn_ENBL_MASK)
#define DMAMUX_CHCFGn_ENBL DMAMUX_CHCFGn_ENBL_MASK
/* The count of DMAMUX_CHCFG */
#define DMAMUX_CHCFGn_COUNT (32U)
/*!
* @}
*/ /* end of group DMAMUX_Register_Masks */
/* DMAMUX - Peripheral instance base addresses */
/** Peripheral DMAMUX base address */
#define DMAMUX_BASE (0x40021000u)
/** Peripheral DMAMUX base pointer */
#define DMAMUX ((DMAMUX_TypeDef *)DMAMUX_BASE)
/** Array initializer of DMAMUX peripheral base addresses */
#define DMAMUX_BASE_ADDRS { DMAMUX_BASE }
/** Array initializer of DMAMUX peripheral base pointers */
#define DMAMUX_BASE_PTRS { DMAMUX }
/*!
* @}
*/ /* end of group DMAMUX_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- ENET Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup ENET_Peripheral_Access_Layer ENET Peripheral Access Layer
* @{
*/
/** ENET - Register Layout Typedef */
typedef struct {
uint8_t RESERVED_0[4];
__IO uint32_t EIR; /**< Interrupt Event Register, offset: 0x4 */
__IO uint32_t EIMR; /**< Interrupt Mask Register, offset: 0x8 */
uint8_t RESERVED_1[4];
__IO uint32_t RDAR; /**< Receive Descriptor Active Register, offset: 0x10 */
__IO uint32_t TDAR; /**< Transmit Descriptor Active Register, offset: 0x14 */
uint8_t RESERVED_2[12];
__IO uint32_t ECR; /**< Ethernet Control Register, offset: 0x24 */
uint8_t RESERVED_3[24];
__IO uint32_t MMFR; /**< MII Management Frame Register, offset: 0x40 */
__IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */
uint8_t RESERVED_4[28];
__IO uint32_t MIBC; /**< MIB Control Register, offset: 0x64 */
uint8_t RESERVED_5[28];
__IO uint32_t RCR; /**< Receive Control Register, offset: 0x84 */
uint8_t RESERVED_6[60];
__IO uint32_t TCR; /**< Transmit Control Register, offset: 0xC4 */
uint8_t RESERVED_7[28];
__IO uint32_t PALR; /**< Physical Address Lower Register, offset: 0xE4 */
__IO uint32_t PAUR; /**< Physical Address Upper Register, offset: 0xE8 */
__IO uint32_t OPD; /**< Opcode/Pause Duration Register, offset: 0xEC */
uint8_t RESERVED_8[40];
__IO uint32_t IAUR; /**< Descriptor Individual Upper Address Register, offset: 0x118 */
__IO uint32_t IALR; /**< Descriptor Individual Lower Address Register, offset: 0x11C */
__IO uint32_t GAUR; /**< Descriptor Group Upper Address Register, offset: 0x120 */
__IO uint32_t GALR; /**< Descriptor Group Lower Address Register, offset: 0x124 */
uint8_t RESERVED_9[28];
__IO uint32_t TFWR; /**< Transmit FIFO Watermark Register, offset: 0x144 */
uint8_t RESERVED_10[56];
__IO uint32_t RDSR; /**< Receive Descriptor Ring Start Register, offset: 0x180 */
__IO uint32_t TDSR; /**< Transmit Buffer Descriptor Ring Start Register, offset: 0x184 */
__IO uint32_t MRBR; /**< Maximum Receive Buffer Size Register, offset: 0x188 */
uint8_t RESERVED_11[4];
__IO uint32_t RSFL; /**< Receive FIFO Section Full Threshold, offset: 0x190 */
__IO uint32_t RSEM; /**< Receive FIFO Section Empty Threshold, offset: 0x194 */
__IO uint32_t RAEM; /**< Receive FIFO Almost Empty Threshold, offset: 0x198 */
__IO uint32_t RAFL; /**< Receive FIFO Almost Full Threshold, offset: 0x19C */
__IO uint32_t TSEM; /**< Transmit FIFO Section Empty Threshold, offset: 0x1A0 */
__IO uint32_t TAEM; /**< Transmit FIFO Almost Empty Threshold, offset: 0x1A4 */
__IO uint32_t TAFL; /**< Transmit FIFO Almost Full Threshold, offset: 0x1A8 */
__IO uint32_t TIPG; /**< Transmit Inter-Packet Gap, offset: 0x1AC */
__IO uint32_t FTRL; /**< Frame Truncation Length, offset: 0x1B0 */
uint8_t RESERVED_12[12];
__IO uint32_t TACC; /**< Transmit Accelerator Function Configuration, offset: 0x1C0 */
__IO uint32_t RACC; /**< Receive Accelerator Function Configuration, offset: 0x1C4 */
uint8_t RESERVED_13[56];
uint32_t RMON_T_DROP; /**< Reserved Statistic Register, offset: 0x200 */
__I uint32_t RMON_T_PACKETS; /**< Tx Packet Count Statistic Register, offset: 0x204 */
__I uint32_t RMON_T_BC_PKT; /**< Tx Broadcast Packets Statistic Register, offset: 0x208 */
__I uint32_t RMON_T_MC_PKT; /**< Tx Multicast Packets Statistic Register, offset: 0x20C */
__I uint32_t RMON_T_CRC_ALIGN; /**< Tx Packets with CRC/Align Error Statistic Register, offset: 0x210 */
__I uint32_t RMON_T_UNDERSIZE; /**< Tx Packets Less Than Bytes and Good CRC Statistic Register, offset: 0x214 */
__I uint32_t RMON_T_OVERSIZE; /**< Tx Packets GT MAX_FL bytes and Good CRC Statistic Register, offset: 0x218 */
__I uint32_t RMON_T_FRAG; /**< Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x21C */
__I uint32_t RMON_T_JAB; /**< Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register, offset: 0x220 */
__I uint32_t RMON_T_COL; /**< Tx Collision Count Statistic Register, offset: 0x224 */
__I uint32_t RMON_T_P64; /**< Tx 64-Byte Packets Statistic Register, offset: 0x228 */
__I uint32_t RMON_T_P65TO127; /**< Tx 65- to 127-byte Packets Statistic Register, offset: 0x22C */
__I uint32_t RMON_T_P128TO255; /**< Tx 128- to 255-byte Packets Statistic Register, offset: 0x230 */
__I uint32_t RMON_T_P256TO511; /**< Tx 256- to 511-byte Packets Statistic Register, offset: 0x234 */
__I uint32_t RMON_T_P512TO1023; /**< Tx 512- to 1023-byte Packets Statistic Register, offset: 0x238 */
__I uint32_t RMON_T_P1024TO2047; /**< Tx 1024- to 2047-byte Packets Statistic Register, offset: 0x23C */
__I uint32_t RMON_T_P_GTE2048; /**< Tx Packets Greater Than 2048 Bytes Statistic Register, offset: 0x240 */
__I uint32_t RMON_T_OCTETS; /**< Tx Octets Statistic Register, offset: 0x244 */
uint32_t IEEE_T_DROP; /**< IEEE_T_DROP Reserved Statistic Register, offset: 0x248 */
__I uint32_t IEEE_T_FRAME_OK; /**< Frames Transmitted OK Statistic Register, offset: 0x24C */
__I uint32_t IEEE_T_1COL; /**< Frames Transmitted with Single Collision Statistic Register, offset: 0x250 */
__I uint32_t IEEE_T_MCOL; /**< Frames Transmitted with Multiple Collisions Statistic Register, offset: 0x254 */
__I uint32_t IEEE_T_DEF; /**< Frames Transmitted after Deferral Delay Statistic Register, offset: 0x258 */
__I uint32_t IEEE_T_LCOL; /**< Frames Transmitted with Late Collision Statistic Register, offset: 0x25C */
__I uint32_t IEEE_T_EXCOL; /**< Frames Transmitted with Excessive Collisions Statistic Register, offset: 0x260 */
__I uint32_t IEEE_T_MACERR; /**< Frames Transmitted with Tx FIFO Underrun Statistic Register, offset: 0x264 */
__I uint32_t IEEE_T_CSERR; /**< Frames Transmitted with Carrier Sense Error Statistic Register, offset: 0x268 */
__I uint32_t IEEE_T_SQE; /**< , offset: 0x26C */
__I uint32_t IEEE_T_FDXFC; /**< Flow Control Pause Frames Transmitted Statistic Register, offset: 0x270 */
__I uint32_t IEEE_T_OCTETS_OK; /**< Octet Count for Frames Transmitted w/o Error Statistic Register, offset: 0x274 */
uint8_t RESERVED_14[12];
__I uint32_t RMON_R_PACKETS; /**< Rx Packet Count Statistic Register, offset: 0x284 */
__I uint32_t RMON_R_BC_PKT; /**< Rx Broadcast Packets Statistic Register, offset: 0x288 */
__I uint32_t RMON_R_MC_PKT; /**< Rx Multicast Packets Statistic Register, offset: 0x28C */
__I uint32_t RMON_R_CRC_ALIGN; /**< Rx Packets with CRC/Align Error Statistic Register, offset: 0x290 */
__I uint32_t RMON_R_UNDERSIZE; /**< Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register, offset: 0x294 */
__I uint32_t RMON_R_OVERSIZE; /**< Rx Packets Greater Than MAX_FL and Good CRC Statistic Register, offset: 0x298 */
__I uint32_t RMON_R_FRAG; /**< Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x29C */
__I uint32_t RMON_R_JAB; /**< Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register, offset: 0x2A0 */
uint32_t RMON_R_RESVD_0; /**< Reserved Statistic Register, offset: 0x2A4 */
__I uint32_t RMON_R_P64; /**< Rx 64-Byte Packets Statistic Register, offset: 0x2A8 */
__I uint32_t RMON_R_P65TO127; /**< Rx 65- to 127-Byte Packets Statistic Register, offset: 0x2AC */
__I uint32_t RMON_R_P128TO255; /**< Rx 128- to 255-Byte Packets Statistic Register, offset: 0x2B0 */
__I uint32_t RMON_R_P256TO511; /**< Rx 256- to 511-Byte Packets Statistic Register, offset: 0x2B4 */
__I uint32_t RMON_R_P512TO1023; /**< Rx 512- to 1023-Byte Packets Statistic Register, offset: 0x2B8 */
__I uint32_t RMON_R_P1024TO2047; /**< Rx 1024- to 2047-Byte Packets Statistic Register, offset: 0x2BC */
__I uint32_t RMON_R_P_GTE2048; /**< Rx Packets Greater than 2048 Bytes Statistic Register, offset: 0x2C0 */
__I uint32_t RMON_R_OCTETS; /**< Rx Octets Statistic Register, offset: 0x2C4 */
__I uint32_t IEEE_R_DROP; /**< Frames not Counted Correctly Statistic Register, offset: 0x2C8 */
__I uint32_t IEEE_R_FRAME_OK; /**< Frames Received OK Statistic Register, offset: 0x2CC */
__I uint32_t IEEE_R_CRC; /**< Frames Received with CRC Error Statistic Register, offset: 0x2D0 */
__I uint32_t IEEE_R_ALIGN; /**< Frames Received with Alignment Error Statistic Register, offset: 0x2D4 */
__I uint32_t IEEE_R_MACERR; /**< Receive FIFO Overflow Count Statistic Register, offset: 0x2D8 */
__I uint32_t IEEE_R_FDXFC; /**< Flow Control Pause Frames Received Statistic Register, offset: 0x2DC */
__I uint32_t IEEE_R_OCTETS_OK; /**< Octet Count for Frames Received without Error Statistic Register, offset: 0x2E0 */
uint8_t RESERVED_15[284];
__IO uint32_t ATCR; /**< Adjustable Timer Control Register, offset: 0x400 */
__IO uint32_t ATVR; /**< Timer Value Register, offset: 0x404 */
__IO uint32_t ATOFF; /**< Timer Offset Register, offset: 0x408 */
__IO uint32_t ATPER; /**< Timer Period Register, offset: 0x40C */
__IO uint32_t ATCOR; /**< Timer Correction Register, offset: 0x410 */
__IO uint32_t ATINC; /**< Time-Stamping Clock Period Register, offset: 0x414 */
__I uint32_t ATSTMP; /**< Timestamp of Last Transmitted Frame, offset: 0x418 */
uint8_t RESERVED_16[488];
__IO uint32_t TGSR; /**< Timer Global Status Register, offset: 0x604 */
struct { /* offset: 0x608, array step: 0x8 */
__IO uint32_t TCSR; /**< Timer Control Status Register, array offset: 0x608, array step: 0x8 */
__IO uint32_t TCCR; /**< Timer Compare Capture Register, array offset: 0x60C, array step: 0x8 */
} CHANNEL[4];
} ENET_TypeDef;
/* ----------------------------------------------------------------------------
-- ENET Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup ENET_Register_Masks ENET Register Masks
* @{
*/
/*! @name EIR - Interrupt Event Register */
#define ENET_EIR_TS_TIMER_MASK (0x8000U)
#define ENET_EIR_TS_TIMER_SHIFT (15U)
#define ENET_EIR_TS_TIMER_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_TS_TIMER_SHIFT)) & ENET_EIR_TS_TIMER_MASK)
#define ENET_EIR_TS_TIMER ENET_EIR_TS_TIMER_MASK
#define ENET_EIR_TS_AVAIL_MASK (0x10000U)
#define ENET_EIR_TS_AVAIL_SHIFT (16U)
#define ENET_EIR_TS_AVAIL_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_TS_AVAIL_SHIFT)) & ENET_EIR_TS_AVAIL_MASK)
#define ENET_EIR_TS_AVAIL ENET_EIR_TS_AVAIL_MASK
#define ENET_EIR_WAKEUP_MASK (0x20000U)
#define ENET_EIR_WAKEUP_SHIFT (17U)
#define ENET_EIR_WAKEUP_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_WAKEUP_SHIFT)) & ENET_EIR_WAKEUP_MASK)
#define ENET_EIR_WAKEUP ENET_EIR_WAKEUP_MASK
#define ENET_EIR_PLR_MASK (0x40000U)
#define ENET_EIR_PLR_SHIFT (18U)
#define ENET_EIR_PLR_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_PLR_SHIFT)) & ENET_EIR_PLR_MASK)
#define ENET_EIR_PLR ENET_EIR_PLR_MASK
#define ENET_EIR_UN_MASK (0x80000U)
#define ENET_EIR_UN_SHIFT (19U)
#define ENET_EIR_UN_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_UN_SHIFT)) & ENET_EIR_UN_MASK)
#define ENET_EIR_UN ENET_EIR_UN_MASK
#define ENET_EIR_RL_MASK (0x100000U)
#define ENET_EIR_RL_SHIFT (20U)
#define ENET_EIR_RL_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_RL_SHIFT)) & ENET_EIR_RL_MASK)
#define ENET_EIR_RL ENET_EIR_RL_MASK
#define ENET_EIR_LC_MASK (0x200000U)
#define ENET_EIR_LC_SHIFT (21U)
#define ENET_EIR_LC_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_LC_SHIFT)) & ENET_EIR_LC_MASK)
#define ENET_EIR_LC ENET_EIR_LC_MASK
#define ENET_EIR_EBERR_MASK (0x400000U)
#define ENET_EIR_EBERR_SHIFT (22U)
#define ENET_EIR_EBERR_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_EBERR_SHIFT)) & ENET_EIR_EBERR_MASK)
#define ENET_EIR_EBERR ENET_EIR_EBERR_MASK
#define ENET_EIR_MII_MASK (0x800000U)
#define ENET_EIR_MII_SHIFT (23U)
#define ENET_EIR_MII_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_MII_SHIFT)) & ENET_EIR_MII_MASK)
#define ENET_EIR_MII ENET_EIR_MII_MASK
#define ENET_EIR_RXB_MASK (0x1000000U)
#define ENET_EIR_RXB_SHIFT (24U)
#define ENET_EIR_RXB_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_RXB_SHIFT)) & ENET_EIR_RXB_MASK)
#define ENET_EIR_RXB ENET_EIR_RXB_MASK
#define ENET_EIR_RXF_MASK (0x2000000U)
#define ENET_EIR_RXF_SHIFT (25U)
#define ENET_EIR_RXF_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_RXF_SHIFT)) & ENET_EIR_RXF_MASK)
#define ENET_EIR_RXF ENET_EIR_RXF_MASK
#define ENET_EIR_TXB_MASK (0x4000000U)
#define ENET_EIR_TXB_SHIFT (26U)
#define ENET_EIR_TXB_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_TXB_SHIFT)) & ENET_EIR_TXB_MASK)
#define ENET_EIR_TXB ENET_EIR_TXB_MASK
#define ENET_EIR_TXF_MASK (0x8000000U)
#define ENET_EIR_TXF_SHIFT (27U)
#define ENET_EIR_TXF_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_TXF_SHIFT)) & ENET_EIR_TXF_MASK)
#define ENET_EIR_TXF ENET_EIR_TXF_MASK
#define ENET_EIR_GRA_MASK (0x10000000U)
#define ENET_EIR_GRA_SHIFT (28U)
#define ENET_EIR_GRA_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_GRA_SHIFT)) & ENET_EIR_GRA_MASK)
#define ENET_EIR_GRA ENET_EIR_GRA_MASK
#define ENET_EIR_BABT_MASK (0x20000000U)
#define ENET_EIR_BABT_SHIFT (29U)
#define ENET_EIR_BABT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_BABT_SHIFT)) & ENET_EIR_BABT_MASK)
#define ENET_EIR_BABT ENET_EIR_BABT_MASK
#define ENET_EIR_BABR_MASK (0x40000000U)
#define ENET_EIR_BABR_SHIFT (30U)
#define ENET_EIR_BABR_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_BABR_SHIFT)) & ENET_EIR_BABR_MASK)
#define ENET_EIR_BABR ENET_EIR_BABR_MASK
/*! @name EIMR - Interrupt Mask Register */
#define ENET_EIMR_TS_TIMER_MASK (0x8000U)
#define ENET_EIMR_TS_TIMER_SHIFT (15U)
#define ENET_EIMR_TS_TIMER_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_TS_TIMER_SHIFT)) & ENET_EIMR_TS_TIMER_MASK)
#define ENET_EIMR_TS_TIMER ENET_EIMR_TS_TIMER_MASK
#define ENET_EIMR_TS_AVAIL_MASK (0x10000U)
#define ENET_EIMR_TS_AVAIL_SHIFT (16U)
#define ENET_EIMR_TS_AVAIL_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_TS_AVAIL_SHIFT)) & ENET_EIMR_TS_AVAIL_MASK)
#define ENET_EIMR_TS_AVAIL ENET_EIMR_TS_AVAIL_MASK
#define ENET_EIMR_WAKEUP_MASK (0x20000U)
#define ENET_EIMR_WAKEUP_SHIFT (17U)
#define ENET_EIMR_WAKEUP_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_WAKEUP_SHIFT)) & ENET_EIMR_WAKEUP_MASK)
#define ENET_EIMR_WAKEUP ENET_EIMR_WAKEUP_MASK
#define ENET_EIMR_PLR_MASK (0x40000U)
#define ENET_EIMR_PLR_SHIFT (18U)
#define ENET_EIMR_PLR_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_PLR_SHIFT)) & ENET_EIMR_PLR_MASK)
#define ENET_EIMR_PLR ENET_EIMR_PLR_MASK
#define ENET_EIMR_UN_MASK (0x80000U)
#define ENET_EIMR_UN_SHIFT (19U)
#define ENET_EIMR_UN_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_UN_SHIFT)) & ENET_EIMR_UN_MASK)
#define ENET_EIMR_UN ENET_EIMR_UN_MASK
#define ENET_EIMR_RL_MASK (0x100000U)
#define ENET_EIMR_RL_SHIFT (20U)
#define ENET_EIMR_RL_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_RL_SHIFT)) & ENET_EIMR_RL_MASK)
#define ENET_EIMR_RL ENET_EIMR_RL_MASK
#define ENET_EIMR_LC_MASK (0x200000U)
#define ENET_EIMR_LC_SHIFT (21U)
#define ENET_EIMR_LC_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_LC_SHIFT)) & ENET_EIMR_LC_MASK)
#define ENET_EIMR_LC ENET_EIMR_LC_MASK
#define ENET_EIMR_EBERR_MASK (0x400000U)
#define ENET_EIMR_EBERR_SHIFT (22U)
#define ENET_EIMR_EBERR_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_EBERR_SHIFT)) & ENET_EIMR_EBERR_MASK)
#define ENET_EIMR_EBERR ENET_EIMR_EBERR_MASK
#define ENET_EIMR_MII_MASK (0x800000U)
#define ENET_EIMR_MII_SHIFT (23U)
#define ENET_EIMR_MII_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_MII_SHIFT)) & ENET_EIMR_MII_MASK)
#define ENET_EIMR_MII ENET_EIMR_MII_MASK
#define ENET_EIMR_RXB_MASK (0x1000000U)
#define ENET_EIMR_RXB_SHIFT (24U)
#define ENET_EIMR_RXB_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_RXB_SHIFT)) & ENET_EIMR_RXB_MASK)
#define ENET_EIMR_RXB ENET_EIMR_RXB_MASK
#define ENET_EIMR_RXF_MASK (0x2000000U)
#define ENET_EIMR_RXF_SHIFT (25U)
#define ENET_EIMR_RXF_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_RXF_SHIFT)) & ENET_EIMR_RXF_MASK)
#define ENET_EIMR_RXF ENET_EIMR_RXF_MASK
#define ENET_EIMR_TXB_MASK (0x4000000U)
#define ENET_EIMR_TXB_SHIFT (26U)
#define ENET_EIMR_TXB_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_TXB_SHIFT)) & ENET_EIMR_TXB_MASK)
#define ENET_EIMR_TXB ENET_EIMR_TXB_MASK
#define ENET_EIMR_TXF_MASK (0x8000000U)
#define ENET_EIMR_TXF_SHIFT (27U)
#define ENET_EIMR_TXF_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_TXF_SHIFT)) & ENET_EIMR_TXF_MASK)
#define ENET_EIMR_TXF ENET_EIMR_TXF_MASK
#define ENET_EIMR_GRA_MASK (0x10000000U)
#define ENET_EIMR_GRA_SHIFT (28U)
#define ENET_EIMR_GRA_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_GRA_SHIFT)) & ENET_EIMR_GRA_MASK)
#define ENET_EIMR_GRA ENET_EIMR_GRA_MASK
#define ENET_EIMR_BABT_MASK (0x20000000U)
#define ENET_EIMR_BABT_SHIFT (29U)
#define ENET_EIMR_BABT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_BABT_SHIFT)) & ENET_EIMR_BABT_MASK)
#define ENET_EIMR_BABT ENET_EIMR_BABT_MASK
#define ENET_EIMR_BABR_MASK (0x40000000U)
#define ENET_EIMR_BABR_SHIFT (30U)
#define ENET_EIMR_BABR_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_BABR_SHIFT)) & ENET_EIMR_BABR_MASK)
#define ENET_EIMR_BABR ENET_EIMR_BABR_MASK
/*! @name RDAR - Receive Descriptor Active Register */
#define ENET_RDAR_RDAR_MASK (0x1000000U)
#define ENET_RDAR_RDAR_SHIFT (24U)
#define ENET_RDAR_RDAR_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RDAR_RDAR_SHIFT)) & ENET_RDAR_RDAR_MASK)
#define ENET_RDAR_RDAR ENET_RDAR_RDAR_MASK
/*! @name TDAR - Transmit Descriptor Active Register */
#define ENET_TDAR_TDAR_MASK (0x1000000U)
#define ENET_TDAR_TDAR_SHIFT (24U)
#define ENET_TDAR_TDAR_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TDAR_TDAR_SHIFT)) & ENET_TDAR_TDAR_MASK)
#define ENET_TDAR_TDAR ENET_TDAR_TDAR_MASK
/*! @name ECR - Ethernet Control Register */
#define ENET_ECR_RESET_MASK (0x1U)
#define ENET_ECR_RESET_SHIFT (0U)
#define ENET_ECR_RESET_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ECR_RESET_SHIFT)) & ENET_ECR_RESET_MASK)
#define ENET_ECR_RESET ENET_ECR_RESET_MASK
#define ENET_ECR_ETHEREN_MASK (0x2U)
#define ENET_ECR_ETHEREN_SHIFT (1U)
#define ENET_ECR_ETHEREN_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ECR_ETHEREN_SHIFT)) & ENET_ECR_ETHEREN_MASK)
#define ENET_ECR_ETHEREN ENET_ECR_ETHEREN_MASK
#define ENET_ECR_MAGICEN_MASK (0x4U)
#define ENET_ECR_MAGICEN_SHIFT (2U)
#define ENET_ECR_MAGICEN_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ECR_MAGICEN_SHIFT)) & ENET_ECR_MAGICEN_MASK)
#define ENET_ECR_MAGICEN ENET_ECR_MAGICEN_MASK
#define ENET_ECR_SLEEP_MASK (0x8U)
#define ENET_ECR_SLEEP_SHIFT (3U)
#define ENET_ECR_SLEEP_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ECR_SLEEP_SHIFT)) & ENET_ECR_SLEEP_MASK)
#define ENET_ECR_SLEEP ENET_ECR_SLEEP_MASK
#define ENET_ECR_EN1588_MASK (0x10U)
#define ENET_ECR_EN1588_SHIFT (4U)
#define ENET_ECR_EN1588_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ECR_EN1588_SHIFT)) & ENET_ECR_EN1588_MASK)
#define ENET_ECR_EN1588 ENET_ECR_EN1588_MASK
#define ENET_ECR_DBGEN_MASK (0x40U)
#define ENET_ECR_DBGEN_SHIFT (6U)
#define ENET_ECR_DBGEN_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ECR_DBGEN_SHIFT)) & ENET_ECR_DBGEN_MASK)
#define ENET_ECR_DBGEN ENET_ECR_DBGEN_MASK
#define ENET_ECR_STOPEN_MASK (0x80U)
#define ENET_ECR_STOPEN_SHIFT (7U)
#define ENET_ECR_STOPEN_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ECR_STOPEN_SHIFT)) & ENET_ECR_STOPEN_MASK)
#define ENET_ECR_STOPEN ENET_ECR_STOPEN_MASK
#define ENET_ECR_DBSWP_MASK (0x100U)
#define ENET_ECR_DBSWP_SHIFT (8U)
#define ENET_ECR_DBSWP_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ECR_DBSWP_SHIFT)) & ENET_ECR_DBSWP_MASK)
#define ENET_ECR_DBSWP ENET_ECR_DBSWP_MASK
/*! @name MMFR - MII Management Frame Register */
#define ENET_MMFR_DATA_MASK (0xFFFFU)
#define ENET_MMFR_DATA_SHIFT (0U)
#define ENET_MMFR_DATA_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_DATA_SHIFT)) & ENET_MMFR_DATA_MASK)
#define ENET_MMFR_DATA ENET_MMFR_DATA_MASK
#define ENET_MMFR_TA_MASK (0x30000U)
#define ENET_MMFR_TA_SHIFT (16U)
#define ENET_MMFR_TA_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_TA_SHIFT)) & ENET_MMFR_TA_MASK)
#define ENET_MMFR_TA ENET_MMFR_TA_MASK
#define ENET_MMFR_RA_MASK (0x7C0000U)
#define ENET_MMFR_RA_SHIFT (18U)
#define ENET_MMFR_RA_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_RA_SHIFT)) & ENET_MMFR_RA_MASK)
#define ENET_MMFR_RA ENET_MMFR_RA_MASK
#define ENET_MMFR_PA_MASK (0xF800000U)
#define ENET_MMFR_PA_SHIFT (23U)
#define ENET_MMFR_PA_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
#define ENET_MMFR_PA ENET_MMFR_PA_MASK
#define ENET_MMFR_OP_MASK (0x30000000U)
#define ENET_MMFR_OP_SHIFT (28U)
#define ENET_MMFR_OP_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_OP_SHIFT)) & ENET_MMFR_OP_MASK)
#define ENET_MMFR_OP ENET_MMFR_OP_MASK
#define ENET_MMFR_ST_MASK (0xC0000000U)
#define ENET_MMFR_ST_SHIFT (30U)
#define ENET_MMFR_ST_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_ST_SHIFT)) & ENET_MMFR_ST_MASK)
#define ENET_MMFR_ST ENET_MMFR_ST_MASK
/*! @name MSCR - MII Speed Control Register */
#define ENET_MSCR_MII_SPEED_MASK (0x7EU)
#define ENET_MSCR_MII_SPEED_SHIFT (1U)
#define ENET_MSCR_MII_SPEED_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_MSCR_MII_SPEED_SHIFT)) & ENET_MSCR_MII_SPEED_MASK)
#define ENET_MSCR_MII_SPEED ENET_MSCR_MII_SPEED_MASK
#define ENET_MSCR_DIS_PRE_MASK (0x80U)
#define ENET_MSCR_DIS_PRE_SHIFT (7U)
#define ENET_MSCR_DIS_PRE_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_MSCR_DIS_PRE_SHIFT)) & ENET_MSCR_DIS_PRE_MASK)
#define ENET_MSCR_DIS_PRE ENET_MSCR_DIS_PRE_MASK
#define ENET_MSCR_HOLDTIME_MASK (0x700U)
#define ENET_MSCR_HOLDTIME_SHIFT (8U)
#define ENET_MSCR_HOLDTIME_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_MSCR_HOLDTIME_SHIFT)) & ENET_MSCR_HOLDTIME_MASK)
#define ENET_MSCR_HOLDTIME ENET_MSCR_HOLDTIME_MASK
/*! @name MIBC - MIB Control Register */
#define ENET_MIBC_MIB_CLEAR_MASK (0x20000000U)
#define ENET_MIBC_MIB_CLEAR_SHIFT (29U)
#define ENET_MIBC_MIB_CLEAR_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_MIBC_MIB_CLEAR_SHIFT)) & ENET_MIBC_MIB_CLEAR_MASK)
#define ENET_MIBC_MIB_CLEAR ENET_MIBC_MIB_CLEAR_MASK
#define ENET_MIBC_MIB_IDLE_MASK (0x40000000U)
#define ENET_MIBC_MIB_IDLE_SHIFT (30U)
#define ENET_MIBC_MIB_IDLE_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_MIBC_MIB_IDLE_SHIFT)) & ENET_MIBC_MIB_IDLE_MASK)
#define ENET_MIBC_MIB_IDLE ENET_MIBC_MIB_IDLE_MASK
#define ENET_MIBC_MIB_DIS_MASK (0x80000000U)
#define ENET_MIBC_MIB_DIS_SHIFT (31U)
#define ENET_MIBC_MIB_DIS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_MIBC_MIB_DIS_SHIFT)) & ENET_MIBC_MIB_DIS_MASK)
#define ENET_MIBC_MIB_DIS ENET_MIBC_MIB_DIS_MASK
/*! @name RCR - Receive Control Register */
#define ENET_RCR_LOOP_MASK (0x1U)
#define ENET_RCR_LOOP_SHIFT (0U)
#define ENET_RCR_LOOP_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_LOOP_SHIFT)) & ENET_RCR_LOOP_MASK)
#define ENET_RCR_LOOP ENET_RCR_LOOP_MASK
#define ENET_RCR_DRT_MASK (0x2U)
#define ENET_RCR_DRT_SHIFT (1U)
#define ENET_RCR_DRT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_DRT_SHIFT)) & ENET_RCR_DRT_MASK)
#define ENET_RCR_DRT ENET_RCR_DRT_MASK
#define ENET_RCR_MII_MODE_MASK (0x4U)
#define ENET_RCR_MII_MODE_SHIFT (2U)
#define ENET_RCR_MII_MODE_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_MII_MODE_SHIFT)) & ENET_RCR_MII_MODE_MASK)
#define ENET_RCR_MII_MODE ENET_RCR_MII_MODE_MASK
#define ENET_RCR_PROM_MASK (0x8U)
#define ENET_RCR_PROM_SHIFT (3U)
#define ENET_RCR_PROM_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_PROM_SHIFT)) & ENET_RCR_PROM_MASK)
#define ENET_RCR_PROM ENET_RCR_PROM_MASK
#define ENET_RCR_BC_REJ_MASK (0x10U)
#define ENET_RCR_BC_REJ_SHIFT (4U)
#define ENET_RCR_BC_REJ_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_BC_REJ_SHIFT)) & ENET_RCR_BC_REJ_MASK)
#define ENET_RCR_BC_REJ ENET_RCR_BC_REJ_MASK
#define ENET_RCR_FCE_MASK (0x20U)
#define ENET_RCR_FCE_SHIFT (5U)
#define ENET_RCR_FCE_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_FCE_SHIFT)) & ENET_RCR_FCE_MASK)
#define ENET_RCR_FCE ENET_RCR_FCE_MASK
#define ENET_RCR_RMII_MODE_MASK (0x100U)
#define ENET_RCR_RMII_MODE_SHIFT (8U)
#define ENET_RCR_RMII_MODE_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_RMII_MODE_SHIFT)) & ENET_RCR_RMII_MODE_MASK)
#define ENET_RCR_RMII_MODE ENET_RCR_RMII_MODE_MASK
#define ENET_RCR_RMII_10T_MASK (0x200U)
#define ENET_RCR_RMII_10T_SHIFT (9U)
#define ENET_RCR_RMII_10T_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_RMII_10T_SHIFT)) & ENET_RCR_RMII_10T_MASK)
#define ENET_RCR_RMII_10T ENET_RCR_RMII_10T_MASK
#define ENET_RCR_PADEN_MASK (0x1000U)
#define ENET_RCR_PADEN_SHIFT (12U)
#define ENET_RCR_PADEN_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_PADEN_SHIFT)) & ENET_RCR_PADEN_MASK)
#define ENET_RCR_PADEN ENET_RCR_PADEN_MASK
#define ENET_RCR_PAUFWD_MASK (0x2000U)
#define ENET_RCR_PAUFWD_SHIFT (13U)
#define ENET_RCR_PAUFWD_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_PAUFWD_SHIFT)) & ENET_RCR_PAUFWD_MASK)
#define ENET_RCR_PAUFWD ENET_RCR_PAUFWD_MASK
#define ENET_RCR_CRCFWD_MASK (0x4000U)
#define ENET_RCR_CRCFWD_SHIFT (14U)
#define ENET_RCR_CRCFWD_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_CRCFWD_SHIFT)) & ENET_RCR_CRCFWD_MASK)
#define ENET_RCR_CRCFWD ENET_RCR_CRCFWD_MASK
#define ENET_RCR_CFEN_MASK (0x8000U)
#define ENET_RCR_CFEN_SHIFT (15U)
#define ENET_RCR_CFEN_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_CFEN_SHIFT)) & ENET_RCR_CFEN_MASK)
#define ENET_RCR_CFEN ENET_RCR_CFEN_MASK
#define ENET_RCR_MAX_FL_MASK (0x3FFF0000U)
#define ENET_RCR_MAX_FL_SHIFT (16U)
#define ENET_RCR_MAX_FL_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_MAX_FL_SHIFT)) & ENET_RCR_MAX_FL_MASK)
#define ENET_RCR_MAX_FL ENET_RCR_MAX_FL_MASK
#define ENET_RCR_NLC_MASK (0x40000000U)
#define ENET_RCR_NLC_SHIFT (30U)
#define ENET_RCR_NLC_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_NLC_SHIFT)) & ENET_RCR_NLC_MASK)
#define ENET_RCR_NLC ENET_RCR_NLC_MASK
#define ENET_RCR_GRS_MASK (0x80000000U)
#define ENET_RCR_GRS_SHIFT (31U)
#define ENET_RCR_GRS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_GRS_SHIFT)) & ENET_RCR_GRS_MASK)
#define ENET_RCR_GRS ENET_RCR_GRS_MASK
/*! @name TCR - Transmit Control Register */
#define ENET_TCR_GTS_MASK (0x1U)
#define ENET_TCR_GTS_SHIFT (0U)
#define ENET_TCR_GTS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCR_GTS_SHIFT)) & ENET_TCR_GTS_MASK)
#define ENET_TCR_GTS ENET_TCR_GTS_MASK
#define ENET_TCR_FDEN_MASK (0x4U)
#define ENET_TCR_FDEN_SHIFT (2U)
#define ENET_TCR_FDEN_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCR_FDEN_SHIFT)) & ENET_TCR_FDEN_MASK)
#define ENET_TCR_FDEN ENET_TCR_FDEN_MASK
#define ENET_TCR_TFC_PAUSE_MASK (0x8U)
#define ENET_TCR_TFC_PAUSE_SHIFT (3U)
#define ENET_TCR_TFC_PAUSE_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCR_TFC_PAUSE_SHIFT)) & ENET_TCR_TFC_PAUSE_MASK)
#define ENET_TCR_TFC_PAUSE ENET_TCR_TFC_PAUSE_MASK
#define ENET_TCR_RFC_PAUSE_MASK (0x10U)
#define ENET_TCR_RFC_PAUSE_SHIFT (4U)
#define ENET_TCR_RFC_PAUSE_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCR_RFC_PAUSE_SHIFT)) & ENET_TCR_RFC_PAUSE_MASK)
#define ENET_TCR_RFC_PAUSE ENET_TCR_RFC_PAUSE_MASK
#define ENET_TCR_ADDSEL_MASK (0xE0U)
#define ENET_TCR_ADDSEL_SHIFT (5U)
#define ENET_TCR_ADDSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCR_ADDSEL_SHIFT)) & ENET_TCR_ADDSEL_MASK)
#define ENET_TCR_ADDSEL ENET_TCR_ADDSEL_MASK
#define ENET_TCR_ADDINS_MASK (0x100U)
#define ENET_TCR_ADDINS_SHIFT (8U)
#define ENET_TCR_ADDINS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCR_ADDINS_SHIFT)) & ENET_TCR_ADDINS_MASK)
#define ENET_TCR_ADDINS ENET_TCR_ADDINS_MASK
#define ENET_TCR_CRCFWD_MASK (0x200U)
#define ENET_TCR_CRCFWD_SHIFT (9U)
#define ENET_TCR_CRCFWD_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCR_CRCFWD_SHIFT)) & ENET_TCR_CRCFWD_MASK)
#define ENET_TCR_CRCFWD ENET_TCR_CRCFWD_MASK
/*! @name PALR - Physical Address Lower Register */
#define ENET_PALR_PADDR1_MASK (0xFFFFFFFFU)
#define ENET_PALR_PADDR1_SHIFT (0U)
#define ENET_PALR_PADDR1_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_PALR_PADDR1_SHIFT)) & ENET_PALR_PADDR1_MASK)
#define ENET_PALR_PADDR1 ENET_PALR_PADDR1_MASK
/*! @name PAUR - Physical Address Upper Register */
#define ENET_PAUR_TYPE_MASK (0xFFFFU)
#define ENET_PAUR_TYPE_SHIFT (0U)
#define ENET_PAUR_TYPE_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_PAUR_TYPE_SHIFT)) & ENET_PAUR_TYPE_MASK)
#define ENET_PAUR_TYPE ENET_PAUR_TYPE_MASK
#define ENET_PAUR_PADDR2_MASK (0xFFFF0000U)
#define ENET_PAUR_PADDR2_SHIFT (16U)
#define ENET_PAUR_PADDR2_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_PAUR_PADDR2_SHIFT)) & ENET_PAUR_PADDR2_MASK)
#define ENET_PAUR_PADDR2 ENET_PAUR_PADDR2_MASK
/*! @name OPD - Opcode/Pause Duration Register */
#define ENET_OPD_PAUSE_DUR_MASK (0xFFFFU)
#define ENET_OPD_PAUSE_DUR_SHIFT (0U)
#define ENET_OPD_PAUSE_DUR_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_OPD_PAUSE_DUR_SHIFT)) & ENET_OPD_PAUSE_DUR_MASK)
#define ENET_OPD_PAUSE_DUR ENET_OPD_PAUSE_DUR_MASK
#define ENET_OPD_OPCODE_MASK (0xFFFF0000U)
#define ENET_OPD_OPCODE_SHIFT (16U)
#define ENET_OPD_OPCODE_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_OPD_OPCODE_SHIFT)) & ENET_OPD_OPCODE_MASK)
#define ENET_OPD_OPCODE ENET_OPD_OPCODE_MASK
/*! @name IAUR - Descriptor Individual Upper Address Register */
#define ENET_IAUR_IADDR1_MASK (0xFFFFFFFFU)
#define ENET_IAUR_IADDR1_SHIFT (0U)
#define ENET_IAUR_IADDR1_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_IAUR_IADDR1_SHIFT)) & ENET_IAUR_IADDR1_MASK)
#define ENET_IAUR_IADDR1 ENET_IAUR_IADDR1_MASK
/*! @name IALR - Descriptor Individual Lower Address Register */
#define ENET_IALR_IADDR2_MASK (0xFFFFFFFFU)
#define ENET_IALR_IADDR2_SHIFT (0U)
#define ENET_IALR_IADDR2_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_IALR_IADDR2_SHIFT)) & ENET_IALR_IADDR2_MASK)
#define ENET_IALR_IADDR2 ENET_IALR_IADDR2_MASK
/*! @name GAUR - Descriptor Group Upper Address Register */
#define ENET_GAUR_GADDR1_MASK (0xFFFFFFFFU)
#define ENET_GAUR_GADDR1_SHIFT (0U)
#define ENET_GAUR_GADDR1_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_GAUR_GADDR1_SHIFT)) & ENET_GAUR_GADDR1_MASK)
#define ENET_GAUR_GADDR1 ENET_GAUR_GADDR1_MASK
/*! @name GALR - Descriptor Group Lower Address Register */
#define ENET_GALR_GADDR2_MASK (0xFFFFFFFFU)
#define ENET_GALR_GADDR2_SHIFT (0U)
#define ENET_GALR_GADDR2_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_GALR_GADDR2_SHIFT)) & ENET_GALR_GADDR2_MASK)
#define ENET_GALR_GADDR2 ENET_GALR_GADDR2_MASK
/*! @name TFWR - Transmit FIFO Watermark Register */
#define ENET_TFWR_TFWR_MASK (0x3FU)
#define ENET_TFWR_TFWR_SHIFT (0U)
#define ENET_TFWR_TFWR_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TFWR_TFWR_SHIFT)) & ENET_TFWR_TFWR_MASK)
#define ENET_TFWR_TFWR ENET_TFWR_TFWR_MASK
#define ENET_TFWR_STRFWD_MASK (0x100U)
#define ENET_TFWR_STRFWD_SHIFT (8U)
#define ENET_TFWR_STRFWD_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TFWR_STRFWD_SHIFT)) & ENET_TFWR_STRFWD_MASK)
#define ENET_TFWR_STRFWD ENET_TFWR_STRFWD_MASK
/*! @name RDSR - Receive Descriptor Ring Start Register */
#define ENET_RDSR_R_DES_START_MASK (0xFFFFFFF8U)
#define ENET_RDSR_R_DES_START_SHIFT (3U)
#define ENET_RDSR_R_DES_START_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RDSR_R_DES_START_SHIFT)) & ENET_RDSR_R_DES_START_MASK)
#define ENET_RDSR_R_DES_START ENET_RDSR_R_DES_START_MASK
/*! @name TDSR - Transmit Buffer Descriptor Ring Start Register */
#define ENET_TDSR_X_DES_START_MASK (0xFFFFFFF8U)
#define ENET_TDSR_X_DES_START_SHIFT (3U)
#define ENET_TDSR_X_DES_START_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TDSR_X_DES_START_SHIFT)) & ENET_TDSR_X_DES_START_MASK)
#define ENET_TDSR_X_DES_START ENET_TDSR_X_DES_START_MASK
/*! @name MRBR - Maximum Receive Buffer Size Register */
#define ENET_MRBR_R_BUF_SIZE_MASK (0x7F0U)
#define ENET_MRBR_R_BUF_SIZE_SHIFT (4U)
#define ENET_MRBR_R_BUF_SIZE_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_MRBR_R_BUF_SIZE_SHIFT)) & ENET_MRBR_R_BUF_SIZE_MASK)
#define ENET_MRBR_R_BUF_SIZE ENET_MRBR_R_BUF_SIZE_MASK
/*! @name RSFL - Receive FIFO Section Full Threshold */
#define ENET_RSFL_RX_SECTION_FULL_MASK (0xFFU)
#define ENET_RSFL_RX_SECTION_FULL_SHIFT (0U)
#define ENET_RSFL_RX_SECTION_FULL_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RSFL_RX_SECTION_FULL_SHIFT)) & ENET_RSFL_RX_SECTION_FULL_MASK)
#define ENET_RSFL_RX_SECTION_FULL ENET_RSFL_RX_SECTION_FULL_MASK
/*! @name RSEM - Receive FIFO Section Empty Threshold */
#define ENET_RSEM_RX_SECTION_EMPTY_MASK (0xFFU)
#define ENET_RSEM_RX_SECTION_EMPTY_SHIFT (0U)
#define ENET_RSEM_RX_SECTION_EMPTY_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RSEM_RX_SECTION_EMPTY_SHIFT)) & ENET_RSEM_RX_SECTION_EMPTY_MASK)
#define ENET_RSEM_RX_SECTION_EMPTY ENET_RSEM_RX_SECTION_EMPTY_MASK
#define ENET_RSEM_STAT_SECTION_EMPTY_MASK (0x1F0000U)
#define ENET_RSEM_STAT_SECTION_EMPTY_SHIFT (16U)
#define ENET_RSEM_STAT_SECTION_EMPTY_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RSEM_STAT_SECTION_EMPTY_SHIFT)) & ENET_RSEM_STAT_SECTION_EMPTY_MASK)
#define ENET_RSEM_STAT_SECTION_EMPTY ENET_RSEM_STAT_SECTION_EMPTY_MASK
/*! @name RAEM - Receive FIFO Almost Empty Threshold */
#define ENET_RAEM_RX_ALMOST_EMPTY_MASK (0xFFU)
#define ENET_RAEM_RX_ALMOST_EMPTY_SHIFT (0U)
#define ENET_RAEM_RX_ALMOST_EMPTY_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RAEM_RX_ALMOST_EMPTY_SHIFT)) & ENET_RAEM_RX_ALMOST_EMPTY_MASK)
#define ENET_RAEM_RX_ALMOST_EMPTY ENET_RAEM_RX_ALMOST_EMPTY_MASK
/*! @name RAFL - Receive FIFO Almost Full Threshold */
#define ENET_RAFL_RX_ALMOST_FULL_MASK (0xFFU)
#define ENET_RAFL_RX_ALMOST_FULL_SHIFT (0U)
#define ENET_RAFL_RX_ALMOST_FULL_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RAFL_RX_ALMOST_FULL_SHIFT)) & ENET_RAFL_RX_ALMOST_FULL_MASK)
#define ENET_RAFL_RX_ALMOST_FULL ENET_RAFL_RX_ALMOST_FULL_MASK
/*! @name TSEM - Transmit FIFO Section Empty Threshold */
#define ENET_TSEM_TX_SECTION_EMPTY_MASK (0xFFU)
#define ENET_TSEM_TX_SECTION_EMPTY_SHIFT (0U)
#define ENET_TSEM_TX_SECTION_EMPTY_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TSEM_TX_SECTION_EMPTY_SHIFT)) & ENET_TSEM_TX_SECTION_EMPTY_MASK)
#define ENET_TSEM_TX_SECTION_EMPTY ENET_TSEM_TX_SECTION_EMPTY_MASK
/*! @name TAEM - Transmit FIFO Almost Empty Threshold */
#define ENET_TAEM_TX_ALMOST_EMPTY_MASK (0xFFU)
#define ENET_TAEM_TX_ALMOST_EMPTY_SHIFT (0U)
#define ENET_TAEM_TX_ALMOST_EMPTY_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TAEM_TX_ALMOST_EMPTY_SHIFT)) & ENET_TAEM_TX_ALMOST_EMPTY_MASK)
#define ENET_TAEM_TX_ALMOST_EMPTY ENET_TAEM_TX_ALMOST_EMPTY_MASK
/*! @name TAFL - Transmit FIFO Almost Full Threshold */
#define ENET_TAFL_TX_ALMOST_FULL_MASK (0xFFU)
#define ENET_TAFL_TX_ALMOST_FULL_SHIFT (0U)
#define ENET_TAFL_TX_ALMOST_FULL_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TAFL_TX_ALMOST_FULL_SHIFT)) & ENET_TAFL_TX_ALMOST_FULL_MASK)
#define ENET_TAFL_TX_ALMOST_FULL ENET_TAFL_TX_ALMOST_FULL_MASK
/*! @name TIPG - Transmit Inter-Packet Gap */
#define ENET_TIPG_IPG_MASK (0x1FU)
#define ENET_TIPG_IPG_SHIFT (0U)
#define ENET_TIPG_IPG_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TIPG_IPG_SHIFT)) & ENET_TIPG_IPG_MASK)
#define ENET_TIPG_IPG ENET_TIPG_IPG_MASK
/*! @name FTRL - Frame Truncation Length */
#define ENET_FTRL_TRUNC_FL_MASK (0x3FFFU)
#define ENET_FTRL_TRUNC_FL_SHIFT (0U)
#define ENET_FTRL_TRUNC_FL_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_FTRL_TRUNC_FL_SHIFT)) & ENET_FTRL_TRUNC_FL_MASK)
#define ENET_FTRL_TRUNC_FL ENET_FTRL_TRUNC_FL_MASK
/*! @name TACC - Transmit Accelerator Function Configuration */
#define ENET_TACC_SHIFT16_MASK (0x1U)
#define ENET_TACC_SHIFT16_SHIFT (0U)
#define ENET_TACC_SHIFT16_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TACC_SHIFT16_SHIFT)) & ENET_TACC_SHIFT16_MASK)
#define ENET_TACC_SHIFT16 ENET_TACC_SHIFT16_MASK
#define ENET_TACC_IPCHK_MASK (0x8U)
#define ENET_TACC_IPCHK_SHIFT (3U)
#define ENET_TACC_IPCHK_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TACC_IPCHK_SHIFT)) & ENET_TACC_IPCHK_MASK)
#define ENET_TACC_IPCHK ENET_TACC_IPCHK_MASK
#define ENET_TACC_PROCHK_MASK (0x10U)
#define ENET_TACC_PROCHK_SHIFT (4U)
#define ENET_TACC_PROCHK_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TACC_PROCHK_SHIFT)) & ENET_TACC_PROCHK_MASK)
#define ENET_TACC_PROCHK ENET_TACC_PROCHK_MASK
/*! @name RACC - Receive Accelerator Function Configuration */
#define ENET_RACC_PADREM_MASK (0x1U)
#define ENET_RACC_PADREM_SHIFT (0U)
#define ENET_RACC_PADREM_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RACC_PADREM_SHIFT)) & ENET_RACC_PADREM_MASK)
#define ENET_RACC_PADREM ENET_RACC_PADREM_MASK
#define ENET_RACC_IPDIS_MASK (0x2U)
#define ENET_RACC_IPDIS_SHIFT (1U)
#define ENET_RACC_IPDIS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RACC_IPDIS_SHIFT)) & ENET_RACC_IPDIS_MASK)
#define ENET_RACC_IPDIS ENET_RACC_IPDIS_MASK
#define ENET_RACC_PRODIS_MASK (0x4U)
#define ENET_RACC_PRODIS_SHIFT (2U)
#define ENET_RACC_PRODIS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RACC_PRODIS_SHIFT)) & ENET_RACC_PRODIS_MASK)
#define ENET_RACC_PRODIS ENET_RACC_PRODIS_MASK
#define ENET_RACC_LINEDIS_MASK (0x40U)
#define ENET_RACC_LINEDIS_SHIFT (6U)
#define ENET_RACC_LINEDIS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RACC_LINEDIS_SHIFT)) & ENET_RACC_LINEDIS_MASK)
#define ENET_RACC_LINEDIS ENET_RACC_LINEDIS_MASK
#define ENET_RACC_SHIFT16_MASK (0x80U)
#define ENET_RACC_SHIFT16_SHIFT (7U)
#define ENET_RACC_SHIFT16_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RACC_SHIFT16_SHIFT)) & ENET_RACC_SHIFT16_MASK)
#define ENET_RACC_SHIFT16 ENET_RACC_SHIFT16_MASK
/*! @name RMON_T_PACKETS - Tx Packet Count Statistic Register */
#define ENET_RMON_T_PACKETS_TXPKTS_MASK (0xFFFFU)
#define ENET_RMON_T_PACKETS_TXPKTS_SHIFT (0U)
#define ENET_RMON_T_PACKETS_TXPKTS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_PACKETS_TXPKTS_SHIFT)) & ENET_RMON_T_PACKETS_TXPKTS_MASK)
#define ENET_RMON_T_PACKETS_TXPKTS ENET_RMON_T_PACKETS_TXPKTS_MASK
/*! @name RMON_T_BC_PKT - Tx Broadcast Packets Statistic Register */
#define ENET_RMON_T_BC_PKT_TXPKTS_MASK (0xFFFFU)
#define ENET_RMON_T_BC_PKT_TXPKTS_SHIFT (0U)
#define ENET_RMON_T_BC_PKT_TXPKTS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_BC_PKT_TXPKTS_SHIFT)) & ENET_RMON_T_BC_PKT_TXPKTS_MASK)
#define ENET_RMON_T_BC_PKT_TXPKTS ENET_RMON_T_BC_PKT_TXPKTS_MASK
/*! @name RMON_T_MC_PKT - Tx Multicast Packets Statistic Register */
#define ENET_RMON_T_MC_PKT_TXPKTS_MASK (0xFFFFU)
#define ENET_RMON_T_MC_PKT_TXPKTS_SHIFT (0U)
#define ENET_RMON_T_MC_PKT_TXPKTS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_MC_PKT_TXPKTS_SHIFT)) & ENET_RMON_T_MC_PKT_TXPKTS_MASK)
#define ENET_RMON_T_MC_PKT_TXPKTS ENET_RMON_T_MC_PKT_TXPKTS_MASK
/*! @name RMON_T_CRC_ALIGN - Tx Packets with CRC/Align Error Statistic Register */
#define ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK (0xFFFFU)
#define ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT (0U)
#define ENET_RMON_T_CRC_ALIGN_TXPKTS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT)) & ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK)
#define ENET_RMON_T_CRC_ALIGN_TXPKTS ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK
/*! @name RMON_T_UNDERSIZE - Tx Packets Less Than Bytes and Good CRC Statistic Register */
#define ENET_RMON_T_UNDERSIZE_TXPKTS_MASK (0xFFFFU)
#define ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT (0U)
#define ENET_RMON_T_UNDERSIZE_TXPKTS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT)) & ENET_RMON_T_UNDERSIZE_TXPKTS_MASK)
#define ENET_RMON_T_UNDERSIZE_TXPKTS ENET_RMON_T_UNDERSIZE_TXPKTS_MASK
/*! @name RMON_T_OVERSIZE - Tx Packets GT MAX_FL bytes and Good CRC Statistic Register */
#define ENET_RMON_T_OVERSIZE_TXPKTS_MASK (0xFFFFU)
#define ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT (0U)
#define ENET_RMON_T_OVERSIZE_TXPKTS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT)) & ENET_RMON_T_OVERSIZE_TXPKTS_MASK)
#define ENET_RMON_T_OVERSIZE_TXPKTS ENET_RMON_T_OVERSIZE_TXPKTS_MASK
/*! @name RMON_T_FRAG - Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register */
#define ENET_RMON_T_FRAG_TXPKTS_MASK (0xFFFFU)
#define ENET_RMON_T_FRAG_TXPKTS_SHIFT (0U)
#define ENET_RMON_T_FRAG_TXPKTS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_FRAG_TXPKTS_SHIFT)) & ENET_RMON_T_FRAG_TXPKTS_MASK)
#define ENET_RMON_T_FRAG_TXPKTS ENET_RMON_T_FRAG_TXPKTS_MASK
/*! @name RMON_T_JAB - Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register */
#define ENET_RMON_T_JAB_TXPKTS_MASK (0xFFFFU)
#define ENET_RMON_T_JAB_TXPKTS_SHIFT (0U)
#define ENET_RMON_T_JAB_TXPKTS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_JAB_TXPKTS_SHIFT)) & ENET_RMON_T_JAB_TXPKTS_MASK)
#define ENET_RMON_T_JAB_TXPKTS ENET_RMON_T_JAB_TXPKTS_MASK
/*! @name RMON_T_COL - Tx Collision Count Statistic Register */
#define ENET_RMON_T_COL_TXPKTS_MASK (0xFFFFU)
#define ENET_RMON_T_COL_TXPKTS_SHIFT (0U)
#define ENET_RMON_T_COL_TXPKTS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_COL_TXPKTS_SHIFT)) & ENET_RMON_T_COL_TXPKTS_MASK)
#define ENET_RMON_T_COL_TXPKTS ENET_RMON_T_COL_TXPKTS_MASK
/*! @name RMON_T_P64 - Tx 64-Byte Packets Statistic Register */
#define ENET_RMON_T_P64_TXPKTS_MASK (0xFFFFU)
#define ENET_RMON_T_P64_TXPKTS_SHIFT (0U)
#define ENET_RMON_T_P64_TXPKTS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P64_TXPKTS_SHIFT)) & ENET_RMON_T_P64_TXPKTS_MASK)
#define ENET_RMON_T_P64_TXPKTS ENET_RMON_T_P64_TXPKTS_MASK
/*! @name RMON_T_P65TO127 - Tx 65- to 127-byte Packets Statistic Register */
#define ENET_RMON_T_P65TO127_TXPKTS_MASK (0xFFFFU)
#define ENET_RMON_T_P65TO127_TXPKTS_SHIFT (0U)
#define ENET_RMON_T_P65TO127_TXPKTS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P65TO127_TXPKTS_SHIFT)) & ENET_RMON_T_P65TO127_TXPKTS_MASK)
#define ENET_RMON_T_P65TO127_TXPKTS ENET_RMON_T_P65TO127_TXPKTS_MASK
/*! @name RMON_T_P128TO255 - Tx 128- to 255-byte Packets Statistic Register */
#define ENET_RMON_T_P128TO255_TXPKTS_MASK (0xFFFFU)
#define ENET_RMON_T_P128TO255_TXPKTS_SHIFT (0U)
#define ENET_RMON_T_P128TO255_TXPKTS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P128TO255_TXPKTS_SHIFT)) & ENET_RMON_T_P128TO255_TXPKTS_MASK)
#define ENET_RMON_T_P128TO255_TXPKTS ENET_RMON_T_P128TO255_TXPKTS_MASK
/*! @name RMON_T_P256TO511 - Tx 256- to 511-byte Packets Statistic Register */
#define ENET_RMON_T_P256TO511_TXPKTS_MASK (0xFFFFU)
#define ENET_RMON_T_P256TO511_TXPKTS_SHIFT (0U)
#define ENET_RMON_T_P256TO511_TXPKTS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P256TO511_TXPKTS_SHIFT)) & ENET_RMON_T_P256TO511_TXPKTS_MASK)
#define ENET_RMON_T_P256TO511_TXPKTS ENET_RMON_T_P256TO511_TXPKTS_MASK
/*! @name RMON_T_P512TO1023 - Tx 512- to 1023-byte Packets Statistic Register */
#define ENET_RMON_T_P512TO1023_TXPKTS_MASK (0xFFFFU)
#define ENET_RMON_T_P512TO1023_TXPKTS_SHIFT (0U)
#define ENET_RMON_T_P512TO1023_TXPKTS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P512TO1023_TXPKTS_SHIFT)) & ENET_RMON_T_P512TO1023_TXPKTS_MASK)
#define ENET_RMON_T_P512TO1023_TXPKTS ENET_RMON_T_P512TO1023_TXPKTS_MASK
/*! @name RMON_T_P1024TO2047 - Tx 1024- to 2047-byte Packets Statistic Register */
#define ENET_RMON_T_P1024TO2047_TXPKTS_MASK (0xFFFFU)
#define ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT (0U)
#define ENET_RMON_T_P1024TO2047_TXPKTS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT)) & ENET_RMON_T_P1024TO2047_TXPKTS_MASK)
#define ENET_RMON_T_P1024TO2047_TXPKTS ENET_RMON_T_P1024TO2047_TXPKTS_MASK
/*! @name RMON_T_P_GTE2048 - Tx Packets Greater Than 2048 Bytes Statistic Register */
#define ENET_RMON_T_P_GTE2048_TXPKTS_MASK (0xFFFFU)
#define ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT (0U)
#define ENET_RMON_T_P_GTE2048_TXPKTS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT)) & ENET_RMON_T_P_GTE2048_TXPKTS_MASK)
#define ENET_RMON_T_P_GTE2048_TXPKTS ENET_RMON_T_P_GTE2048_TXPKTS_MASK
/*! @name RMON_T_OCTETS - Tx Octets Statistic Register */
#define ENET_RMON_T_OCTETS_TXOCTS_MASK (0xFFFFFFFFU)
#define ENET_RMON_T_OCTETS_TXOCTS_SHIFT (0U)
#define ENET_RMON_T_OCTETS_TXOCTS_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_OCTETS_TXOCTS_SHIFT)) & ENET_RMON_T_OCTETS_TXOCTS_MASK)
#define ENET_RMON_T_OCTETS_TXOCTS ENET_RMON_T_OCTETS_TXOCTS_MASK
/*! @name IEEE_T_FRAME_OK - Frames Transmitted OK Statistic Register */
#define ENET_IEEE_T_FRAME_OK_COUNT_MASK (0xFFFFU)
#define ENET_IEEE_T_FRAME_OK_COUNT_SHIFT (0U)
#define ENET_IEEE_T_FRAME_OK_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_FRAME_OK_COUNT_SHIFT)) & ENET_IEEE_T_FRAME_OK_COUNT_MASK)
#define ENET_IEEE_T_FRAME_OK_COUNT ENET_IEEE_T_FRAME_OK_COUNT_MASK
/*! @name IEEE_T_1COL - Frames Transmitted with Single Collision Statistic Register */
#define ENET_IEEE_T_1COL_COUNT_MASK (0xFFFFU)
#define ENET_IEEE_T_1COL_COUNT_SHIFT (0U)
#define ENET_IEEE_T_1COL_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_1COL_COUNT_SHIFT)) & ENET_IEEE_T_1COL_COUNT_MASK)
#define ENET_IEEE_T_1COL_COUNT ENET_IEEE_T_1COL_COUNT_MASK
/*! @name IEEE_T_MCOL - Frames Transmitted with Multiple Collisions Statistic Register */
#define ENET_IEEE_T_MCOL_COUNT_MASK (0xFFFFU)
#define ENET_IEEE_T_MCOL_COUNT_SHIFT (0U)
#define ENET_IEEE_T_MCOL_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_MCOL_COUNT_SHIFT)) & ENET_IEEE_T_MCOL_COUNT_MASK)
#define ENET_IEEE_T_MCOL_COUNT ENET_IEEE_T_MCOL_COUNT_MASK
/*! @name IEEE_T_DEF - Frames Transmitted after Deferral Delay Statistic Register */
#define ENET_IEEE_T_DEF_COUNT_MASK (0xFFFFU)
#define ENET_IEEE_T_DEF_COUNT_SHIFT (0U)
#define ENET_IEEE_T_DEF_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_DEF_COUNT_SHIFT)) & ENET_IEEE_T_DEF_COUNT_MASK)
#define ENET_IEEE_T_DEF_COUNT ENET_IEEE_T_DEF_COUNT_MASK
/*! @name IEEE_T_LCOL - Frames Transmitted with Late Collision Statistic Register */
#define ENET_IEEE_T_LCOL_COUNT_MASK (0xFFFFU)
#define ENET_IEEE_T_LCOL_COUNT_SHIFT (0U)
#define ENET_IEEE_T_LCOL_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_LCOL_COUNT_SHIFT)) & ENET_IEEE_T_LCOL_COUNT_MASK)
#define ENET_IEEE_T_LCOL_COUNT ENET_IEEE_T_LCOL_COUNT_MASK
/*! @name IEEE_T_EXCOL - Frames Transmitted with Excessive Collisions Statistic Register */
#define ENET_IEEE_T_EXCOL_COUNT_MASK (0xFFFFU)
#define ENET_IEEE_T_EXCOL_COUNT_SHIFT (0U)
#define ENET_IEEE_T_EXCOL_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_EXCOL_COUNT_SHIFT)) & ENET_IEEE_T_EXCOL_COUNT_MASK)
#define ENET_IEEE_T_EXCOL_COUNT ENET_IEEE_T_EXCOL_COUNT_MASK
/*! @name IEEE_T_MACERR - Frames Transmitted with Tx FIFO Underrun Statistic Register */
#define ENET_IEEE_T_MACERR_COUNT_MASK (0xFFFFU)
#define ENET_IEEE_T_MACERR_COUNT_SHIFT (0U)
#define ENET_IEEE_T_MACERR_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_MACERR_COUNT_SHIFT)) & ENET_IEEE_T_MACERR_COUNT_MASK)
#define ENET_IEEE_T_MACERR_COUNT ENET_IEEE_T_MACERR_COUNT_MASK
/*! @name IEEE_T_CSERR - Frames Transmitted with Carrier Sense Error Statistic Register */
#define ENET_IEEE_T_CSERR_COUNT_MASK (0xFFFFU)
#define ENET_IEEE_T_CSERR_COUNT_SHIFT (0U)
#define ENET_IEEE_T_CSERR_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_CSERR_COUNT_SHIFT)) & ENET_IEEE_T_CSERR_COUNT_MASK)
#define ENET_IEEE_T_CSERR_COUNT ENET_IEEE_T_CSERR_COUNT_MASK
/*! @name IEEE_T_SQE - */
#define ENET_IEEE_T_SQE_COUNT_MASK (0xFFFFU)
#define ENET_IEEE_T_SQE_COUNT_SHIFT (0U)
#define ENET_IEEE_T_SQE_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_SQE_COUNT_SHIFT)) & ENET_IEEE_T_SQE_COUNT_MASK)
#define ENET_IEEE_T_SQE_COUNT ENET_IEEE_T_SQE_COUNT_MASK
/*! @name IEEE_T_FDXFC - Flow Control Pause Frames Transmitted Statistic Register */
#define ENET_IEEE_T_FDXFC_COUNT_MASK (0xFFFFU)
#define ENET_IEEE_T_FDXFC_COUNT_SHIFT (0U)
#define ENET_IEEE_T_FDXFC_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_FDXFC_COUNT_SHIFT)) & ENET_IEEE_T_FDXFC_COUNT_MASK)
#define ENET_IEEE_T_FDXFC_COUNT ENET_IEEE_T_FDXFC_COUNT_MASK
/*! @name IEEE_T_OCTETS_OK - Octet Count for Frames Transmitted w/o Error Statistic Register */
#define ENET_IEEE_T_OCTETS_OK_COUNT_MASK (0xFFFFFFFFU)
#define ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT (0U)
#define ENET_IEEE_T_OCTETS_OK_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT)) & ENET_IEEE_T_OCTETS_OK_COUNT_MASK)
#define ENET_IEEE_T_OCTETS_OK_COUNT ENET_IEEE_T_OCTETS_OK_COUNT_MASK
/*! @name RMON_R_PACKETS - Rx Packet Count Statistic Register */
#define ENET_RMON_R_PACKETS_COUNT_MASK (0xFFFFU)
#define ENET_RMON_R_PACKETS_COUNT_SHIFT (0U)
#define ENET_RMON_R_PACKETS_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_PACKETS_COUNT_SHIFT)) & ENET_RMON_R_PACKETS_COUNT_MASK)
#define ENET_RMON_R_PACKETS_COUNT ENET_RMON_R_PACKETS_COUNT_MASK
/*! @name RMON_R_BC_PKT - Rx Broadcast Packets Statistic Register */
#define ENET_RMON_R_BC_PKT_COUNT_MASK (0xFFFFU)
#define ENET_RMON_R_BC_PKT_COUNT_SHIFT (0U)
#define ENET_RMON_R_BC_PKT_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_BC_PKT_COUNT_SHIFT)) & ENET_RMON_R_BC_PKT_COUNT_MASK)
#define ENET_RMON_R_BC_PKT_COUNT ENET_RMON_R_BC_PKT_COUNT_MASK
/*! @name RMON_R_MC_PKT - Rx Multicast Packets Statistic Register */
#define ENET_RMON_R_MC_PKT_COUNT_MASK (0xFFFFU)
#define ENET_RMON_R_MC_PKT_COUNT_SHIFT (0U)
#define ENET_RMON_R_MC_PKT_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_MC_PKT_COUNT_SHIFT)) & ENET_RMON_R_MC_PKT_COUNT_MASK)
#define ENET_RMON_R_MC_PKT_COUNT ENET_RMON_R_MC_PKT_COUNT_MASK
/*! @name RMON_R_CRC_ALIGN - Rx Packets with CRC/Align Error Statistic Register */
#define ENET_RMON_R_CRC_ALIGN_COUNT_MASK (0xFFFFU)
#define ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT (0U)
#define ENET_RMON_R_CRC_ALIGN_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT)) & ENET_RMON_R_CRC_ALIGN_COUNT_MASK)
#define ENET_RMON_R_CRC_ALIGN_COUNT ENET_RMON_R_CRC_ALIGN_COUNT_MASK
/*! @name RMON_R_UNDERSIZE - Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register */
#define ENET_RMON_R_UNDERSIZE_COUNT_MASK (0xFFFFU)
#define ENET_RMON_R_UNDERSIZE_COUNT_SHIFT (0U)
#define ENET_RMON_R_UNDERSIZE_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_UNDERSIZE_COUNT_SHIFT)) & ENET_RMON_R_UNDERSIZE_COUNT_MASK)
#define ENET_RMON_R_UNDERSIZE_COUNT ENET_RMON_R_UNDERSIZE_COUNT_MASK
/*! @name RMON_R_OVERSIZE - Rx Packets Greater Than MAX_FL and Good CRC Statistic Register */
#define ENET_RMON_R_OVERSIZE_COUNT_MASK (0xFFFFU)
#define ENET_RMON_R_OVERSIZE_COUNT_SHIFT (0U)
#define ENET_RMON_R_OVERSIZE_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_OVERSIZE_COUNT_SHIFT)) & ENET_RMON_R_OVERSIZE_COUNT_MASK)
#define ENET_RMON_R_OVERSIZE_COUNT ENET_RMON_R_OVERSIZE_COUNT_MASK
/*! @name RMON_R_FRAG - Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register */
#define ENET_RMON_R_FRAG_COUNT_MASK (0xFFFFU)
#define ENET_RMON_R_FRAG_COUNT_SHIFT (0U)
#define ENET_RMON_R_FRAG_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_FRAG_COUNT_SHIFT)) & ENET_RMON_R_FRAG_COUNT_MASK)
#define ENET_RMON_R_FRAG_COUNT ENET_RMON_R_FRAG_COUNT_MASK
/*! @name RMON_R_JAB - Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register */
#define ENET_RMON_R_JAB_COUNT_MASK (0xFFFFU)
#define ENET_RMON_R_JAB_COUNT_SHIFT (0U)
#define ENET_RMON_R_JAB_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_JAB_COUNT_SHIFT)) & ENET_RMON_R_JAB_COUNT_MASK)
#define ENET_RMON_R_JAB_COUNT ENET_RMON_R_JAB_COUNT_MASK
/*! @name RMON_R_P64 - Rx 64-Byte Packets Statistic Register */
#define ENET_RMON_R_P64_COUNT_MASK (0xFFFFU)
#define ENET_RMON_R_P64_COUNT_SHIFT (0U)
#define ENET_RMON_R_P64_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P64_COUNT_SHIFT)) & ENET_RMON_R_P64_COUNT_MASK)
#define ENET_RMON_R_P64_COUNT ENET_RMON_R_P64_COUNT_MASK
/*! @name RMON_R_P65TO127 - Rx 65- to 127-Byte Packets Statistic Register */
#define ENET_RMON_R_P65TO127_COUNT_MASK (0xFFFFU)
#define ENET_RMON_R_P65TO127_COUNT_SHIFT (0U)
#define ENET_RMON_R_P65TO127_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P65TO127_COUNT_SHIFT)) & ENET_RMON_R_P65TO127_COUNT_MASK)
#define ENET_RMON_R_P65TO127_COUNT ENET_RMON_R_P65TO127_COUNT_MASK
/*! @name RMON_R_P128TO255 - Rx 128- to 255-Byte Packets Statistic Register */
#define ENET_RMON_R_P128TO255_COUNT_MASK (0xFFFFU)
#define ENET_RMON_R_P128TO255_COUNT_SHIFT (0U)
#define ENET_RMON_R_P128TO255_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P128TO255_COUNT_SHIFT)) & ENET_RMON_R_P128TO255_COUNT_MASK)
#define ENET_RMON_R_P128TO255_COUNT ENET_RMON_R_P128TO255_COUNT_MASK
/*! @name RMON_R_P256TO511 - Rx 256- to 511-Byte Packets Statistic Register */
#define ENET_RMON_R_P256TO511_COUNT_MASK (0xFFFFU)
#define ENET_RMON_R_P256TO511_COUNT_SHIFT (0U)
#define ENET_RMON_R_P256TO511_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P256TO511_COUNT_SHIFT)) & ENET_RMON_R_P256TO511_COUNT_MASK)
#define ENET_RMON_R_P256TO511_COUNT ENET_RMON_R_P256TO511_COUNT_MASK
/*! @name RMON_R_P512TO1023 - Rx 512- to 1023-Byte Packets Statistic Register */
#define ENET_RMON_R_P512TO1023_COUNT_MASK (0xFFFFU)
#define ENET_RMON_R_P512TO1023_COUNT_SHIFT (0U)
#define ENET_RMON_R_P512TO1023_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P512TO1023_COUNT_SHIFT)) & ENET_RMON_R_P512TO1023_COUNT_MASK)
#define ENET_RMON_R_P512TO1023_COUNT ENET_RMON_R_P512TO1023_COUNT_MASK
/*! @name RMON_R_P1024TO2047 - Rx 1024- to 2047-Byte Packets Statistic Register */
#define ENET_RMON_R_P1024TO2047_COUNT_MASK (0xFFFFU)
#define ENET_RMON_R_P1024TO2047_COUNT_SHIFT (0U)
#define ENET_RMON_R_P1024TO2047_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P1024TO2047_COUNT_SHIFT)) & ENET_RMON_R_P1024TO2047_COUNT_MASK)
#define ENET_RMON_R_P1024TO2047_COUNT ENET_RMON_R_P1024TO2047_COUNT_MASK
/*! @name RMON_R_P_GTE2048 - Rx Packets Greater than 2048 Bytes Statistic Register */
#define ENET_RMON_R_P_GTE2048_COUNT_MASK (0xFFFFU)
#define ENET_RMON_R_P_GTE2048_COUNT_SHIFT (0U)
#define ENET_RMON_R_P_GTE2048_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P_GTE2048_COUNT_SHIFT)) & ENET_RMON_R_P_GTE2048_COUNT_MASK)
#define ENET_RMON_R_P_GTE2048_COUNT ENET_RMON_R_P_GTE2048_COUNT_MASK
/*! @name RMON_R_OCTETS - Rx Octets Statistic Register */
#define ENET_RMON_R_OCTETS_COUNT_MASK (0xFFFFFFFFU)
#define ENET_RMON_R_OCTETS_COUNT_SHIFT (0U)
#define ENET_RMON_R_OCTETS_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_OCTETS_COUNT_SHIFT)) & ENET_RMON_R_OCTETS_COUNT_MASK)
#define ENET_RMON_R_OCTETS_COUNT ENET_RMON_R_OCTETS_COUNT_MASK
/*! @name IEEE_R_DROP - Frames not Counted Correctly Statistic Register */
#define ENET_IEEE_R_DROP_COUNT_MASK (0xFFFFU)
#define ENET_IEEE_R_DROP_COUNT_SHIFT (0U)
#define ENET_IEEE_R_DROP_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_DROP_COUNT_SHIFT)) & ENET_IEEE_R_DROP_COUNT_MASK)
#define ENET_IEEE_R_DROP_COUNT ENET_IEEE_R_DROP_COUNT_MASK
/*! @name IEEE_R_FRAME_OK - Frames Received OK Statistic Register */
#define ENET_IEEE_R_FRAME_OK_COUNT_MASK (0xFFFFU)
#define ENET_IEEE_R_FRAME_OK_COUNT_SHIFT (0U)
#define ENET_IEEE_R_FRAME_OK_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_FRAME_OK_COUNT_SHIFT)) & ENET_IEEE_R_FRAME_OK_COUNT_MASK)
#define ENET_IEEE_R_FRAME_OK_COUNT ENET_IEEE_R_FRAME_OK_COUNT_MASK
/*! @name IEEE_R_CRC - Frames Received with CRC Error Statistic Register */
#define ENET_IEEE_R_CRC_COUNT_MASK (0xFFFFU)
#define ENET_IEEE_R_CRC_COUNT_SHIFT (0U)
#define ENET_IEEE_R_CRC_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_CRC_COUNT_SHIFT)) & ENET_IEEE_R_CRC_COUNT_MASK)
#define ENET_IEEE_R_CRC_COUNT ENET_IEEE_R_CRC_COUNT_MASK
/*! @name IEEE_R_ALIGN - Frames Received with Alignment Error Statistic Register */
#define ENET_IEEE_R_ALIGN_COUNT_MASK (0xFFFFU)
#define ENET_IEEE_R_ALIGN_COUNT_SHIFT (0U)
#define ENET_IEEE_R_ALIGN_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_ALIGN_COUNT_SHIFT)) & ENET_IEEE_R_ALIGN_COUNT_MASK)
#define ENET_IEEE_R_ALIGN_COUNT ENET_IEEE_R_ALIGN_COUNT_MASK
/*! @name IEEE_R_MACERR - Receive FIFO Overflow Count Statistic Register */
#define ENET_IEEE_R_MACERR_COUNT_MASK (0xFFFFU)
#define ENET_IEEE_R_MACERR_COUNT_SHIFT (0U)
#define ENET_IEEE_R_MACERR_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_MACERR_COUNT_SHIFT)) & ENET_IEEE_R_MACERR_COUNT_MASK)
#define ENET_IEEE_R_MACERR_COUNT ENET_IEEE_R_MACERR_COUNT_MASK
/*! @name IEEE_R_FDXFC - Flow Control Pause Frames Received Statistic Register */
#define ENET_IEEE_R_FDXFC_COUNT_MASK (0xFFFFU)
#define ENET_IEEE_R_FDXFC_COUNT_SHIFT (0U)
#define ENET_IEEE_R_FDXFC_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_FDXFC_COUNT_SHIFT)) & ENET_IEEE_R_FDXFC_COUNT_MASK)
#define ENET_IEEE_R_FDXFC_COUNT ENET_IEEE_R_FDXFC_COUNT_MASK
/*! @name IEEE_R_OCTETS_OK - Octet Count for Frames Received without Error Statistic Register */
#define ENET_IEEE_R_OCTETS_OK_COUNT_MASK (0xFFFFFFFFU)
#define ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT (0U)
#define ENET_IEEE_R_OCTETS_OK_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT)) & ENET_IEEE_R_OCTETS_OK_COUNT_MASK)
#define ENET_IEEE_R_OCTETS_OK_COUNT ENET_IEEE_R_OCTETS_OK_COUNT_MASK
/*! @name ATCR - Adjustable Timer Control Register */
#define ENET_ATCR_EN_MASK (0x1U)
#define ENET_ATCR_EN_SHIFT (0U)
#define ENET_ATCR_EN_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCR_EN_SHIFT)) & ENET_ATCR_EN_MASK)
#define ENET_ATCR_EN ENET_ATCR_EN_MASK
#define ENET_ATCR_OFFEN_MASK (0x4U)
#define ENET_ATCR_OFFEN_SHIFT (2U)
#define ENET_ATCR_OFFEN_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCR_OFFEN_SHIFT)) & ENET_ATCR_OFFEN_MASK)
#define ENET_ATCR_OFFEN ENET_ATCR_OFFEN_MASK
#define ENET_ATCR_OFFRST_MASK (0x8U)
#define ENET_ATCR_OFFRST_SHIFT (3U)
#define ENET_ATCR_OFFRST_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCR_OFFRST_SHIFT)) & ENET_ATCR_OFFRST_MASK)
#define ENET_ATCR_OFFRST ENET_ATCR_OFFRST_MASK
#define ENET_ATCR_PEREN_MASK (0x10U)
#define ENET_ATCR_PEREN_SHIFT (4U)
#define ENET_ATCR_PEREN_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCR_PEREN_SHIFT)) & ENET_ATCR_PEREN_MASK)
#define ENET_ATCR_PEREN ENET_ATCR_PEREN_MASK
#define ENET_ATCR_PINPER_MASK (0x80U)
#define ENET_ATCR_PINPER_SHIFT (7U)
#define ENET_ATCR_PINPER_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCR_PINPER_SHIFT)) & ENET_ATCR_PINPER_MASK)
#define ENET_ATCR_PINPER ENET_ATCR_PINPER_MASK
#define ENET_ATCR_RESTART_MASK (0x200U)
#define ENET_ATCR_RESTART_SHIFT (9U)
#define ENET_ATCR_RESTART_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCR_RESTART_SHIFT)) & ENET_ATCR_RESTART_MASK)
#define ENET_ATCR_RESTART ENET_ATCR_RESTART_MASK
#define ENET_ATCR_CAPTURE_MASK (0x800U)
#define ENET_ATCR_CAPTURE_SHIFT (11U)
#define ENET_ATCR_CAPTURE_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCR_CAPTURE_SHIFT)) & ENET_ATCR_CAPTURE_MASK)
#define ENET_ATCR_CAPTURE ENET_ATCR_CAPTURE_MASK
#define ENET_ATCR_SLAVE_MASK (0x2000U)
#define ENET_ATCR_SLAVE_SHIFT (13U)
#define ENET_ATCR_SLAVE_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCR_SLAVE_SHIFT)) & ENET_ATCR_SLAVE_MASK)
#define ENET_ATCR_SLAVE ENET_ATCR_SLAVE_MASK
/*! @name ATVR - Timer Value Register */
#define ENET_ATVR_ATIME_MASK (0xFFFFFFFFU)
#define ENET_ATVR_ATIME_SHIFT (0U)
#define ENET_ATVR_ATIME_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATVR_ATIME_SHIFT)) & ENET_ATVR_ATIME_MASK)
#define ENET_ATVR_ATIME ENET_ATVR_ATIME_MASK
/*! @name ATOFF - Timer Offset Register */
#define ENET_ATOFF_OFFSET_MASK (0xFFFFFFFFU)
#define ENET_ATOFF_OFFSET_SHIFT (0U)
#define ENET_ATOFF_OFFSET_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATOFF_OFFSET_SHIFT)) & ENET_ATOFF_OFFSET_MASK)
#define ENET_ATOFF_OFFSET ENET_ATOFF_OFFSET_MASK
/*! @name ATPER - Timer Period Register */
#define ENET_ATPER_PERIOD_MASK (0xFFFFFFFFU)
#define ENET_ATPER_PERIOD_SHIFT (0U)
#define ENET_ATPER_PERIOD_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATPER_PERIOD_SHIFT)) & ENET_ATPER_PERIOD_MASK)
#define ENET_ATPER_PERIOD ENET_ATPER_PERIOD_MASK
/*! @name ATCOR - Timer Correction Register */
#define ENET_ATCOR_COR_MASK (0x7FFFFFFFU)
#define ENET_ATCOR_COR_SHIFT (0U)
#define ENET_ATCOR_COR_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCOR_COR_SHIFT)) & ENET_ATCOR_COR_MASK)
#define ENET_ATCOR_COR ENET_ATCOR_COR_MASK
/*! @name ATINC - Time-Stamping Clock Period Register */
#define ENET_ATINC_INC_MASK (0x7FU)
#define ENET_ATINC_INC_SHIFT (0U)
#define ENET_ATINC_INC_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATINC_INC_SHIFT)) & ENET_ATINC_INC_MASK)
#define ENET_ATINC_INC ENET_ATINC_INC_MASK
#define ENET_ATINC_INC_CORR_MASK (0x7F00U)
#define ENET_ATINC_INC_CORR_SHIFT (8U)
#define ENET_ATINC_INC_CORR_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATINC_INC_CORR_SHIFT)) & ENET_ATINC_INC_CORR_MASK)
#define ENET_ATINC_INC_CORR ENET_ATINC_INC_CORR_MASK
/*! @name ATSTMP - Timestamp of Last Transmitted Frame */
#define ENET_ATSTMP_TIMESTAMP_MASK (0xFFFFFFFFU)
#define ENET_ATSTMP_TIMESTAMP_SHIFT (0U)
#define ENET_ATSTMP_TIMESTAMP_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATSTMP_TIMESTAMP_SHIFT)) & ENET_ATSTMP_TIMESTAMP_MASK)
#define ENET_ATSTMP_TIMESTAMP ENET_ATSTMP_TIMESTAMP_MASK
/*! @name TGSR - Timer Global Status Register */
#define ENET_TGSR_TF0_MASK (0x1U)
#define ENET_TGSR_TF0_SHIFT (0U)
#define ENET_TGSR_TF0_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TGSR_TF0_SHIFT)) & ENET_TGSR_TF0_MASK)
#define ENET_TGSR_TF0 ENET_TGSR_TF0_MASK
#define ENET_TGSR_TF1_MASK (0x2U)
#define ENET_TGSR_TF1_SHIFT (1U)
#define ENET_TGSR_TF1_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TGSR_TF1_SHIFT)) & ENET_TGSR_TF1_MASK)
#define ENET_TGSR_TF1 ENET_TGSR_TF1_MASK
#define ENET_TGSR_TF2_MASK (0x4U)
#define ENET_TGSR_TF2_SHIFT (2U)
#define ENET_TGSR_TF2_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TGSR_TF2_SHIFT)) & ENET_TGSR_TF2_MASK)
#define ENET_TGSR_TF2 ENET_TGSR_TF2_MASK
#define ENET_TGSR_TF3_MASK (0x8U)
#define ENET_TGSR_TF3_SHIFT (3U)
#define ENET_TGSR_TF3_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TGSR_TF3_SHIFT)) & ENET_TGSR_TF3_MASK)
#define ENET_TGSR_TF3 ENET_TGSR_TF3_MASK
/*! @name TCSR - Timer Control Status Register */
#define ENET_TCSR_TDRE_MASK (0x1U)
#define ENET_TCSR_TDRE_SHIFT (0U)
#define ENET_TCSR_TDRE_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCSR_TDRE_SHIFT)) & ENET_TCSR_TDRE_MASK)
#define ENET_TCSR_TDRE ENET_TCSR_TDRE_MASK
#define ENET_TCSR_TMODE_MASK (0x3CU)
#define ENET_TCSR_TMODE_SHIFT (2U)
#define ENET_TCSR_TMODE_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCSR_TMODE_SHIFT)) & ENET_TCSR_TMODE_MASK)
#define ENET_TCSR_TMODE ENET_TCSR_TMODE_MASK
#define ENET_TCSR_TIE_MASK (0x40U)
#define ENET_TCSR_TIE_SHIFT (6U)
#define ENET_TCSR_TIE_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCSR_TIE_SHIFT)) & ENET_TCSR_TIE_MASK)
#define ENET_TCSR_TIE ENET_TCSR_TIE_MASK
#define ENET_TCSR_TF_MASK (0x80U)
#define ENET_TCSR_TF_SHIFT (7U)
#define ENET_TCSR_TF_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCSR_TF_SHIFT)) & ENET_TCSR_TF_MASK)
#define ENET_TCSR_TF ENET_TCSR_TF_MASK
/* The count of ENET_TCSR */
#define ENET_TCSR_COUNT (4U)
/*! @name TCCR - Timer Compare Capture Register */
#define ENET_TCCR_TCC_MASK (0xFFFFFFFFU)
#define ENET_TCCR_TCC_SHIFT (0U)
#define ENET_TCCR_TCC_SET(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCCR_TCC_SHIFT)) & ENET_TCCR_TCC_MASK)
#define ENET_TCCR_TCC ENET_TCCR_TCC_MASK
/* The count of ENET_TCCR */
#define ENET_TCCR_COUNT (4U)
/*!
* @}
*/ /* end of group ENET_Register_Masks */
/* ENET - Peripheral instance base addresses */
/** Peripheral ENET base address */
#define ENET_BASE (0x400C0000u)
/** Peripheral ENET base pointer */
#define ENET ((ENET_TypeDef *)ENET_BASE)
/** Array initializer of ENET peripheral base addresses */
#define ENET_BASE_ADDRS { ENET_BASE }
/** Array initializer of ENET peripheral base pointers */
#define ENET_BASE_PTRS { ENET }
/** Interrupt vectors for the ENET peripheral type */
#define ENET_Transmit_IRQS { ENET_Transmit_IRQn }
#define ENET_Receive_IRQS { ENET_Receive_IRQn }
#define ENET_Error_IRQS { ENET_Error_IRQn }
#define ENET_1588_Timer_IRQS { ENET_1588_Timer_IRQn }
/* ENET Buffer Descriptor and Buffer Address Alignment. */
#define ENET_BUFF_ALIGNMENT (16U)
/*!
* @}
*/ /* end of group ENET_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- EWM Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup EWM_Peripheral_Access_Layer EWM Peripheral Access Layer
* @{
*/
/** EWM - Register Layout Typedef */
typedef struct {
__IO uint8_t CTRL; /**< Control Register, offset: 0x0 */
__O uint8_t SERV; /**< Service Register, offset: 0x1 */
__IO uint8_t CMPL; /**< Compare Low Register, offset: 0x2 */
__IO uint8_t CMPH; /**< Compare High Register, offset: 0x3 */
} EWM_TypeDef;
/* ----------------------------------------------------------------------------
-- EWM Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup EWM_Register_Masks EWM Register Masks
* @{
*/
/*! @name CTRL - Control Register */
#define EWM_CTRL_EWMEN_MASK (0x1U)
#define EWM_CTRL_EWMEN_SHIFT (0U)
#define EWM_CTRL_EWMEN_SET(x) (((uint8_t)(((uint8_t)(x)) << EWM_CTRL_EWMEN_SHIFT)) & EWM_CTRL_EWMEN_MASK)
#define EWM_CTRL_EWMEN EWM_CTRL_EWMEN_MASK
#define EWM_CTRL_ASSIN_MASK (0x2U)
#define EWM_CTRL_ASSIN_SHIFT (1U)
#define EWM_CTRL_ASSIN_SET(x) (((uint8_t)(((uint8_t)(x)) << EWM_CTRL_ASSIN_SHIFT)) & EWM_CTRL_ASSIN_MASK)
#define EWM_CTRL_ASSIN EWM_CTRL_ASSIN_MASK
#define EWM_CTRL_INEN_MASK (0x4U)
#define EWM_CTRL_INEN_SHIFT (2U)
#define EWM_CTRL_INEN_SET(x) (((uint8_t)(((uint8_t)(x)) << EWM_CTRL_INEN_SHIFT)) & EWM_CTRL_INEN_MASK)
#define EWM_CTRL_INEN EWM_CTRL_INEN_MASK
#define EWM_CTRL_INTEN_MASK (0x8U)
#define EWM_CTRL_INTEN_SHIFT (3U)
#define EWM_CTRL_INTEN_SET(x) (((uint8_t)(((uint8_t)(x)) << EWM_CTRL_INTEN_SHIFT)) & EWM_CTRL_INTEN_MASK)
#define EWM_CTRL_INTEN EWM_CTRL_INTEN_MASK
/*! @name SERV - Service Register */
#define EWM_SERV_SERVICE_MASK (0xFFU)
#define EWM_SERV_SERVICE_SHIFT (0U)
#define EWM_SERV_SERVICE_SET(x) (((uint8_t)(((uint8_t)(x)) << EWM_SERV_SERVICE_SHIFT)) & EWM_SERV_SERVICE_MASK)
#define EWM_SERV_SERVICE EWM_SERV_SERVICE_MASK
/*! @name CMPL - Compare Low Register */
#define EWM_CMPL_COMPAREL_MASK (0xFFU)
#define EWM_CMPL_COMPAREL_SHIFT (0U)
#define EWM_CMPL_COMPAREL_SET(x) (((uint8_t)(((uint8_t)(x)) << EWM_CMPL_COMPAREL_SHIFT)) & EWM_CMPL_COMPAREL_MASK)
#define EWM_CMPL_COMPAREL EWM_CMPL_COMPAREL_MASK
/*! @name CMPH - Compare High Register */
#define EWM_CMPH_COMPAREH_MASK (0xFFU)
#define EWM_CMPH_COMPAREH_SHIFT (0U)
#define EWM_CMPH_COMPAREH_SET(x) (((uint8_t)(((uint8_t)(x)) << EWM_CMPH_COMPAREH_SHIFT)) & EWM_CMPH_COMPAREH_MASK)
#define EWM_CMPH_COMPAREH EWM_CMPH_COMPAREH_MASK
/*!
* @}
*/ /* end of group EWM_Register_Masks */
/* EWM - Peripheral instance base addresses */
/** Peripheral EWM base address */
#define EWM_BASE (0x40061000u)
/** Peripheral EWM base pointer */
#define EWM ((EWM_TypeDef *)EWM_BASE)
/** Array initializer of EWM peripheral base addresses */
#define EWM_BASE_ADDRS { EWM_BASE }
/** Array initializer of EWM peripheral base pointers */
#define EWM_BASE_PTRS { EWM }
/** Interrupt vectors for the EWM peripheral type */
#define EWM_IRQS { WDOG_EWM_IRQn }
/*!
* @}
*/ /* end of group EWM_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- FB Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup FB_Peripheral_Access_Layer FB Peripheral Access Layer
* @{
*/
/** FB - Register Layout Typedef */
typedef struct {
struct { /* offset: 0x0, array step: 0xC */
__IO uint32_t CSAR; /**< Chip Select Address Register, array offset: 0x0, array step: 0xC */
__IO uint32_t CSMR; /**< Chip Select Mask Register, array offset: 0x4, array step: 0xC */
__IO uint32_t CSCR; /**< Chip Select Control Register, array offset: 0x8, array step: 0xC */
} CS[6];
uint8_t RESERVED_0[24];
__IO uint32_t CSPMCR; /**< Chip Select port Multiplexing Control Register, offset: 0x60 */
} FB_TypeDef;
/* ----------------------------------------------------------------------------
-- FB Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup FB_Register_Masks FB Register Masks
* @{
*/
/*! @name CSAR - Chip Select Address Register */
#define FB_CSAR_BA_MASK (0xFFFF0000U)
#define FB_CSAR_BA_SHIFT (16U)
#define FB_CSAR_BA_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSAR_BA_SHIFT)) & FB_CSAR_BA_MASK)
#define FB_CSAR_BA FB_CSAR_BA_MASK
/* The count of FB_CSAR */
#define FB_CSAR_COUNT (6U)
/*! @name CSMR - Chip Select Mask Register */
#define FB_CSMR_V_MASK (0x1U)
#define FB_CSMR_V_SHIFT (0U)
#define FB_CSMR_V_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSMR_V_SHIFT)) & FB_CSMR_V_MASK)
#define FB_CSMR_V FB_CSMR_V_MASK
#define FB_CSMR_WP_MASK (0x100U)
#define FB_CSMR_WP_SHIFT (8U)
#define FB_CSMR_WP_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSMR_WP_SHIFT)) & FB_CSMR_WP_MASK)
#define FB_CSMR_WP FB_CSMR_WP_MASK
#define FB_CSMR_BAM_MASK (0xFFFF0000U)
#define FB_CSMR_BAM_SHIFT (16U)
#define FB_CSMR_BAM_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSMR_BAM_SHIFT)) & FB_CSMR_BAM_MASK)
#define FB_CSMR_BAM FB_CSMR_BAM_MASK
/* The count of FB_CSMR */
#define FB_CSMR_COUNT (6U)
/*! @name CSCR - Chip Select Control Register */
#define FB_CSCR_BSTW_MASK (0x8U)
#define FB_CSCR_BSTW_SHIFT (3U)
#define FB_CSCR_BSTW_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_BSTW_SHIFT)) & FB_CSCR_BSTW_MASK)
#define FB_CSCR_BSTW FB_CSCR_BSTW_MASK
#define FB_CSCR_BSTR_MASK (0x10U)
#define FB_CSCR_BSTR_SHIFT (4U)
#define FB_CSCR_BSTR_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_BSTR_SHIFT)) & FB_CSCR_BSTR_MASK)
#define FB_CSCR_BSTR FB_CSCR_BSTR_MASK
#define FB_CSCR_BEM_MASK (0x20U)
#define FB_CSCR_BEM_SHIFT (5U)
#define FB_CSCR_BEM_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_BEM_SHIFT)) & FB_CSCR_BEM_MASK)
#define FB_CSCR_BEM FB_CSCR_BEM_MASK
#define FB_CSCR_PS_MASK (0xC0U)
#define FB_CSCR_PS_SHIFT (6U)
#define FB_CSCR_PS_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_PS_SHIFT)) & FB_CSCR_PS_MASK)
#define FB_CSCR_PS FB_CSCR_PS_MASK
#define FB_CSCR_AA_MASK (0x100U)
#define FB_CSCR_AA_SHIFT (8U)
#define FB_CSCR_AA_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_AA_SHIFT)) & FB_CSCR_AA_MASK)
#define FB_CSCR_AA FB_CSCR_AA_MASK
#define FB_CSCR_BLS_MASK (0x200U)
#define FB_CSCR_BLS_SHIFT (9U)
#define FB_CSCR_BLS_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_BLS_SHIFT)) & FB_CSCR_BLS_MASK)
#define FB_CSCR_BLS FB_CSCR_BLS_MASK
#define FB_CSCR_WS_MASK (0xFC00U)
#define FB_CSCR_WS_SHIFT (10U)
#define FB_CSCR_WS_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_WS_SHIFT)) & FB_CSCR_WS_MASK)
#define FB_CSCR_WS FB_CSCR_WS_MASK
#define FB_CSCR_WRAH_MASK (0x30000U)
#define FB_CSCR_WRAH_SHIFT (16U)
#define FB_CSCR_WRAH_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_WRAH_SHIFT)) & FB_CSCR_WRAH_MASK)
#define FB_CSCR_WRAH FB_CSCR_WRAH_MASK
#define FB_CSCR_RDAH_MASK (0xC0000U)
#define FB_CSCR_RDAH_SHIFT (18U)
#define FB_CSCR_RDAH_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_RDAH_SHIFT)) & FB_CSCR_RDAH_MASK)
#define FB_CSCR_RDAH FB_CSCR_RDAH_MASK
#define FB_CSCR_ASET_MASK (0x300000U)
#define FB_CSCR_ASET_SHIFT (20U)
#define FB_CSCR_ASET_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_ASET_SHIFT)) & FB_CSCR_ASET_MASK)
#define FB_CSCR_ASET FB_CSCR_ASET_MASK
#define FB_CSCR_EXTS_MASK (0x400000U)
#define FB_CSCR_EXTS_SHIFT (22U)
#define FB_CSCR_EXTS_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_EXTS_SHIFT)) & FB_CSCR_EXTS_MASK)
#define FB_CSCR_EXTS FB_CSCR_EXTS_MASK
#define FB_CSCR_SWSEN_MASK (0x800000U)
#define FB_CSCR_SWSEN_SHIFT (23U)
#define FB_CSCR_SWSEN_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_SWSEN_SHIFT)) & FB_CSCR_SWSEN_MASK)
#define FB_CSCR_SWSEN FB_CSCR_SWSEN_MASK
#define FB_CSCR_SWS_MASK (0xFC000000U)
#define FB_CSCR_SWS_SHIFT (26U)
#define FB_CSCR_SWS_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_SWS_SHIFT)) & FB_CSCR_SWS_MASK)
#define FB_CSCR_SWS FB_CSCR_SWS_MASK
/* The count of FB_CSCR */
#define FB_CSCR_COUNT (6U)
/*! @name CSPMCR - Chip Select port Multiplexing Control Register */
#define FB_CSPMCR_GROUP5_MASK (0xF000U)
#define FB_CSPMCR_GROUP5_SHIFT (12U)
#define FB_CSPMCR_GROUP5_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSPMCR_GROUP5_SHIFT)) & FB_CSPMCR_GROUP5_MASK)
#define FB_CSPMCR_GROUP5 FB_CSPMCR_GROUP5_MASK
#define FB_CSPMCR_GROUP4_MASK (0xF0000U)
#define FB_CSPMCR_GROUP4_SHIFT (16U)
#define FB_CSPMCR_GROUP4_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSPMCR_GROUP4_SHIFT)) & FB_CSPMCR_GROUP4_MASK)
#define FB_CSPMCR_GROUP4 FB_CSPMCR_GROUP4_MASK
#define FB_CSPMCR_GROUP3_MASK (0xF00000U)
#define FB_CSPMCR_GROUP3_SHIFT (20U)
#define FB_CSPMCR_GROUP3_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSPMCR_GROUP3_SHIFT)) & FB_CSPMCR_GROUP3_MASK)
#define FB_CSPMCR_GROUP3 FB_CSPMCR_GROUP3_MASK
#define FB_CSPMCR_GROUP2_MASK (0xF000000U)
#define FB_CSPMCR_GROUP2_SHIFT (24U)
#define FB_CSPMCR_GROUP2_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSPMCR_GROUP2_SHIFT)) & FB_CSPMCR_GROUP2_MASK)
#define FB_CSPMCR_GROUP2 FB_CSPMCR_GROUP2_MASK
#define FB_CSPMCR_GROUP1_MASK (0xF0000000U)
#define FB_CSPMCR_GROUP1_SHIFT (28U)
#define FB_CSPMCR_GROUP1_SET(x) (((uint32_t)(((uint32_t)(x)) << FB_CSPMCR_GROUP1_SHIFT)) & FB_CSPMCR_GROUP1_MASK)
#define FB_CSPMCR_GROUP1 FB_CSPMCR_GROUP1_MASK
/*!
* @}
*/ /* end of group FB_Register_Masks */
/* FB - Peripheral instance base addresses */
/** Peripheral FB base address */
#define FB_BASE (0x4000C000u)
/** Peripheral FB base pointer */
#define FB ((FB_TypeDef *)FB_BASE)
/** Array initializer of FB peripheral base addresses */
#define FB_BASE_ADDRS { FB_BASE }
/** Array initializer of FB peripheral base pointers */
#define FB_BASE_PTRS { FB }
/*!
* @}
*/ /* end of group FB_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- FMC Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup FMC_Peripheral_Access_Layer FMC Peripheral Access Layer
* @{
*/
/** FMC - Register Layout Typedef */
typedef struct {
__IO uint32_t PFAPR; /**< Flash Access Protection Register, offset: 0x0 */
__IO uint32_t PFB01CR; /**< Flash Bank 0-1 Control Register, offset: 0x4 */
__IO uint32_t PFB23CR; /**< Flash Bank 2-3 Control Register, offset: 0x8 */
uint8_t RESERVED_0[244];
__IO uint32_t TAGVDW0S[4]; /**< Cache Tag Storage, array offset: 0x100, array step: 0x4 */
__IO uint32_t TAGVDW1S[4]; /**< Cache Tag Storage, array offset: 0x110, array step: 0x4 */
__IO uint32_t TAGVDW2S[4]; /**< Cache Tag Storage, array offset: 0x120, array step: 0x4 */
__IO uint32_t TAGVDW3S[4]; /**< Cache Tag Storage, array offset: 0x130, array step: 0x4 */
uint8_t RESERVED_1[192];
struct { /* offset: 0x200, array step: index*0x40, index2*0x10 */
__IO uint32_t DATA_UM; /**< Cache Data Storage (uppermost word), array offset: 0x200, array step: index*0x40, index2*0x10 */
__IO uint32_t DATA_MU; /**< Cache Data Storage (mid-upper word), array offset: 0x204, array step: index*0x40, index2*0x10 */
__IO uint32_t DATA_ML; /**< Cache Data Storage (mid-lower word), array offset: 0x208, array step: index*0x40, index2*0x10 */
__IO uint32_t DATA_LM; /**< Cache Data Storage (lowermost word), array offset: 0x20C, array step: index*0x40, index2*0x10 */
} SET[4][4];
} FMC_TypeDef;
/* ----------------------------------------------------------------------------
-- FMC Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup FMC_Register_Masks FMC Register Masks
* @{
*/
/*! @name PFAPR - Flash Access Protection Register */
#define FMC_PFAPR_M0AP_MASK (0x3U)
#define FMC_PFAPR_M0AP_SHIFT (0U)
#define FMC_PFAPR_M0AP_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M0AP_SHIFT)) & FMC_PFAPR_M0AP_MASK)
#define FMC_PFAPR_M0AP FMC_PFAPR_M0AP_MASK
#define FMC_PFAPR_M1AP_MASK (0xCU)
#define FMC_PFAPR_M1AP_SHIFT (2U)
#define FMC_PFAPR_M1AP_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M1AP_SHIFT)) & FMC_PFAPR_M1AP_MASK)
#define FMC_PFAPR_M1AP FMC_PFAPR_M1AP_MASK
#define FMC_PFAPR_M2AP_MASK (0x30U)
#define FMC_PFAPR_M2AP_SHIFT (4U)
#define FMC_PFAPR_M2AP_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M2AP_SHIFT)) & FMC_PFAPR_M2AP_MASK)
#define FMC_PFAPR_M2AP FMC_PFAPR_M2AP_MASK
#define FMC_PFAPR_M3AP_MASK (0xC0U)
#define FMC_PFAPR_M3AP_SHIFT (6U)
#define FMC_PFAPR_M3AP_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M3AP_SHIFT)) & FMC_PFAPR_M3AP_MASK)
#define FMC_PFAPR_M3AP FMC_PFAPR_M3AP_MASK
#define FMC_PFAPR_M4AP_MASK (0x300U)
#define FMC_PFAPR_M4AP_SHIFT (8U)
#define FMC_PFAPR_M4AP_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M4AP_SHIFT)) & FMC_PFAPR_M4AP_MASK)
#define FMC_PFAPR_M4AP FMC_PFAPR_M4AP_MASK
#define FMC_PFAPR_M5AP_MASK (0xC00U)
#define FMC_PFAPR_M5AP_SHIFT (10U)
#define FMC_PFAPR_M5AP_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M5AP_SHIFT)) & FMC_PFAPR_M5AP_MASK)
#define FMC_PFAPR_M5AP FMC_PFAPR_M5AP_MASK
#define FMC_PFAPR_M6AP_MASK (0x3000U)
#define FMC_PFAPR_M6AP_SHIFT (12U)
#define FMC_PFAPR_M6AP_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M6AP_SHIFT)) & FMC_PFAPR_M6AP_MASK)
#define FMC_PFAPR_M6AP FMC_PFAPR_M6AP_MASK
#define FMC_PFAPR_M7AP_MASK (0xC000U)
#define FMC_PFAPR_M7AP_SHIFT (14U)
#define FMC_PFAPR_M7AP_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M7AP_SHIFT)) & FMC_PFAPR_M7AP_MASK)
#define FMC_PFAPR_M7AP FMC_PFAPR_M7AP_MASK
#define FMC_PFAPR_M0PFD_MASK (0x10000U)
#define FMC_PFAPR_M0PFD_SHIFT (16U)
#define FMC_PFAPR_M0PFD_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M0PFD_SHIFT)) & FMC_PFAPR_M0PFD_MASK)
#define FMC_PFAPR_M0PFD FMC_PFAPR_M0PFD_MASK
#define FMC_PFAPR_M1PFD_MASK (0x20000U)
#define FMC_PFAPR_M1PFD_SHIFT (17U)
#define FMC_PFAPR_M1PFD_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M1PFD_SHIFT)) & FMC_PFAPR_M1PFD_MASK)
#define FMC_PFAPR_M1PFD FMC_PFAPR_M1PFD_MASK
#define FMC_PFAPR_M2PFD_MASK (0x40000U)
#define FMC_PFAPR_M2PFD_SHIFT (18U)
#define FMC_PFAPR_M2PFD_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M2PFD_SHIFT)) & FMC_PFAPR_M2PFD_MASK)
#define FMC_PFAPR_M2PFD FMC_PFAPR_M2PFD_MASK
#define FMC_PFAPR_M3PFD_MASK (0x80000U)
#define FMC_PFAPR_M3PFD_SHIFT (19U)
#define FMC_PFAPR_M3PFD_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M3PFD_SHIFT)) & FMC_PFAPR_M3PFD_MASK)
#define FMC_PFAPR_M3PFD FMC_PFAPR_M3PFD_MASK
#define FMC_PFAPR_M4PFD_MASK (0x100000U)
#define FMC_PFAPR_M4PFD_SHIFT (20U)
#define FMC_PFAPR_M4PFD_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M4PFD_SHIFT)) & FMC_PFAPR_M4PFD_MASK)
#define FMC_PFAPR_M4PFD FMC_PFAPR_M4PFD_MASK
#define FMC_PFAPR_M5PFD_MASK (0x200000U)
#define FMC_PFAPR_M5PFD_SHIFT (21U)
#define FMC_PFAPR_M5PFD_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M5PFD_SHIFT)) & FMC_PFAPR_M5PFD_MASK)
#define FMC_PFAPR_M5PFD FMC_PFAPR_M5PFD_MASK
#define FMC_PFAPR_M6PFD_MASK (0x400000U)
#define FMC_PFAPR_M6PFD_SHIFT (22U)
#define FMC_PFAPR_M6PFD_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M6PFD_SHIFT)) & FMC_PFAPR_M6PFD_MASK)
#define FMC_PFAPR_M6PFD FMC_PFAPR_M6PFD_MASK
#define FMC_PFAPR_M7PFD_MASK (0x800000U)
#define FMC_PFAPR_M7PFD_SHIFT (23U)
#define FMC_PFAPR_M7PFD_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFAPR_M7PFD_SHIFT)) & FMC_PFAPR_M7PFD_MASK)
#define FMC_PFAPR_M7PFD FMC_PFAPR_M7PFD_MASK
/*! @name PFB01CR - Flash Bank 0-1 Control Register */
#define FMC_PFB01CR_RFU_MASK (0x1U)
#define FMC_PFB01CR_RFU_SHIFT (0U)
#define FMC_PFB01CR_RFU_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB01CR_RFU_SHIFT)) & FMC_PFB01CR_RFU_MASK)
#define FMC_PFB01CR_RFU FMC_PFB01CR_RFU_MASK
#define FMC_PFB01CR_B0IPE_MASK (0x2U)
#define FMC_PFB01CR_B0IPE_SHIFT (1U)
#define FMC_PFB01CR_B0IPE_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB01CR_B0IPE_SHIFT)) & FMC_PFB01CR_B0IPE_MASK)
#define FMC_PFB01CR_B0IPE FMC_PFB01CR_B0IPE_MASK
#define FMC_PFB01CR_B0DPE_MASK (0x4U)
#define FMC_PFB01CR_B0DPE_SHIFT (2U)
#define FMC_PFB01CR_B0DPE_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB01CR_B0DPE_SHIFT)) & FMC_PFB01CR_B0DPE_MASK)
#define FMC_PFB01CR_B0DPE FMC_PFB01CR_B0DPE_MASK
#define FMC_PFB01CR_B0ICE_MASK (0x8U)
#define FMC_PFB01CR_B0ICE_SHIFT (3U)
#define FMC_PFB01CR_B0ICE_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB01CR_B0ICE_SHIFT)) & FMC_PFB01CR_B0ICE_MASK)
#define FMC_PFB01CR_B0ICE FMC_PFB01CR_B0ICE_MASK
#define FMC_PFB01CR_B0DCE_MASK (0x10U)
#define FMC_PFB01CR_B0DCE_SHIFT (4U)
#define FMC_PFB01CR_B0DCE_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB01CR_B0DCE_SHIFT)) & FMC_PFB01CR_B0DCE_MASK)
#define FMC_PFB01CR_B0DCE FMC_PFB01CR_B0DCE_MASK
#define FMC_PFB01CR_CRC_MASK (0xE0U)
#define FMC_PFB01CR_CRC_SHIFT (5U)
#define FMC_PFB01CR_CRC_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB01CR_CRC_SHIFT)) & FMC_PFB01CR_CRC_MASK)
#define FMC_PFB01CR_CRC FMC_PFB01CR_CRC_MASK
#define FMC_PFB01CR_B0MW_MASK (0x60000U)
#define FMC_PFB01CR_B0MW_SHIFT (17U)
#define FMC_PFB01CR_B0MW_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB01CR_B0MW_SHIFT)) & FMC_PFB01CR_B0MW_MASK)
#define FMC_PFB01CR_B0MW FMC_PFB01CR_B0MW_MASK
#define FMC_PFB01CR_S_B_INV_MASK (0x80000U)
#define FMC_PFB01CR_S_B_INV_SHIFT (19U)
#define FMC_PFB01CR_S_B_INV_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB01CR_S_B_INV_SHIFT)) & FMC_PFB01CR_S_B_INV_MASK)
#define FMC_PFB01CR_S_B_INV FMC_PFB01CR_S_B_INV_MASK
#define FMC_PFB01CR_CINV_WAY_MASK (0xF00000U)
#define FMC_PFB01CR_CINV_WAY_SHIFT (20U)
#define FMC_PFB01CR_CINV_WAY_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB01CR_CINV_WAY_SHIFT)) & FMC_PFB01CR_CINV_WAY_MASK)
#define FMC_PFB01CR_CINV_WAY FMC_PFB01CR_CINV_WAY_MASK
#define FMC_PFB01CR_CLCK_WAY_MASK (0xF000000U)
#define FMC_PFB01CR_CLCK_WAY_SHIFT (24U)
#define FMC_PFB01CR_CLCK_WAY_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB01CR_CLCK_WAY_SHIFT)) & FMC_PFB01CR_CLCK_WAY_MASK)
#define FMC_PFB01CR_CLCK_WAY FMC_PFB01CR_CLCK_WAY_MASK
#define FMC_PFB01CR_B0RWSC_MASK (0xF0000000U)
#define FMC_PFB01CR_B0RWSC_SHIFT (28U)
#define FMC_PFB01CR_B0RWSC_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB01CR_B0RWSC_SHIFT)) & FMC_PFB01CR_B0RWSC_MASK)
#define FMC_PFB01CR_B0RWSC FMC_PFB01CR_B0RWSC_MASK
/*! @name PFB23CR - Flash Bank 2-3 Control Register */
#define FMC_PFB23CR_RFU_MASK (0x1U)
#define FMC_PFB23CR_RFU_SHIFT (0U)
#define FMC_PFB23CR_RFU_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB23CR_RFU_SHIFT)) & FMC_PFB23CR_RFU_MASK)
#define FMC_PFB23CR_RFU FMC_PFB23CR_RFU_MASK
#define FMC_PFB23CR_B1IPE_MASK (0x2U)
#define FMC_PFB23CR_B1IPE_SHIFT (1U)
#define FMC_PFB23CR_B1IPE_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB23CR_B1IPE_SHIFT)) & FMC_PFB23CR_B1IPE_MASK)
#define FMC_PFB23CR_B1IPE FMC_PFB23CR_B1IPE_MASK
#define FMC_PFB23CR_B1DPE_MASK (0x4U)
#define FMC_PFB23CR_B1DPE_SHIFT (2U)
#define FMC_PFB23CR_B1DPE_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB23CR_B1DPE_SHIFT)) & FMC_PFB23CR_B1DPE_MASK)
#define FMC_PFB23CR_B1DPE FMC_PFB23CR_B1DPE_MASK
#define FMC_PFB23CR_B1ICE_MASK (0x8U)
#define FMC_PFB23CR_B1ICE_SHIFT (3U)
#define FMC_PFB23CR_B1ICE_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB23CR_B1ICE_SHIFT)) & FMC_PFB23CR_B1ICE_MASK)
#define FMC_PFB23CR_B1ICE FMC_PFB23CR_B1ICE_MASK
#define FMC_PFB23CR_B1DCE_MASK (0x10U)
#define FMC_PFB23CR_B1DCE_SHIFT (4U)
#define FMC_PFB23CR_B1DCE_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB23CR_B1DCE_SHIFT)) & FMC_PFB23CR_B1DCE_MASK)
#define FMC_PFB23CR_B1DCE FMC_PFB23CR_B1DCE_MASK
#define FMC_PFB23CR_B1MW_MASK (0x60000U)
#define FMC_PFB23CR_B1MW_SHIFT (17U)
#define FMC_PFB23CR_B1MW_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB23CR_B1MW_SHIFT)) & FMC_PFB23CR_B1MW_MASK)
#define FMC_PFB23CR_B1MW FMC_PFB23CR_B1MW_MASK
#define FMC_PFB23CR_B1RWSC_MASK (0xF0000000U)
#define FMC_PFB23CR_B1RWSC_SHIFT (28U)
#define FMC_PFB23CR_B1RWSC_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_PFB23CR_B1RWSC_SHIFT)) & FMC_PFB23CR_B1RWSC_MASK)
#define FMC_PFB23CR_B1RWSC FMC_PFB23CR_B1RWSC_MASK
/*! @name TAGVDW0S - Cache Tag Storage */
#define FMC_TAGVDW0S_valid_MASK (0x1U)
#define FMC_TAGVDW0S_valid_SHIFT (0U)
#define FMC_TAGVDW0S_valid_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_TAGVDW0S_valid_SHIFT)) & FMC_TAGVDW0S_valid_MASK)
#define FMC_TAGVDW0S_valid FMC_TAGVDW0S_valid_MASK
#define FMC_TAGVDW0S_tag_MASK (0x3FFFC0U)
#define FMC_TAGVDW0S_tag_SHIFT (6U)
#define FMC_TAGVDW0S_tag_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_TAGVDW0S_tag_SHIFT)) & FMC_TAGVDW0S_tag_MASK)
#define FMC_TAGVDW0S_tag FMC_TAGVDW0S_tag_MASK
/* The count of FMC_TAGVDW0S */
#define FMC_TAGVDW0S_COUNT (4U)
/*! @name TAGVDW1S - Cache Tag Storage */
#define FMC_TAGVDW1S_valid_MASK (0x1U)
#define FMC_TAGVDW1S_valid_SHIFT (0U)
#define FMC_TAGVDW1S_valid_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_TAGVDW1S_valid_SHIFT)) & FMC_TAGVDW1S_valid_MASK)
#define FMC_TAGVDW1S_valid FMC_TAGVDW1S_valid_MASK
#define FMC_TAGVDW1S_tag_MASK (0x3FFFC0U)
#define FMC_TAGVDW1S_tag_SHIFT (6U)
#define FMC_TAGVDW1S_tag_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_TAGVDW1S_tag_SHIFT)) & FMC_TAGVDW1S_tag_MASK)
#define FMC_TAGVDW1S_tag FMC_TAGVDW1S_tag_MASK
/* The count of FMC_TAGVDW1S */
#define FMC_TAGVDW1S_COUNT (4U)
/*! @name TAGVDW2S - Cache Tag Storage */
#define FMC_TAGVDW2S_valid_MASK (0x1U)
#define FMC_TAGVDW2S_valid_SHIFT (0U)
#define FMC_TAGVDW2S_valid_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_TAGVDW2S_valid_SHIFT)) & FMC_TAGVDW2S_valid_MASK)
#define FMC_TAGVDW2S_valid FMC_TAGVDW2S_valid_MASK
#define FMC_TAGVDW2S_tag_MASK (0x3FFFC0U)
#define FMC_TAGVDW2S_tag_SHIFT (6U)
#define FMC_TAGVDW2S_tag_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_TAGVDW2S_tag_SHIFT)) & FMC_TAGVDW2S_tag_MASK)
#define FMC_TAGVDW2S_tag FMC_TAGVDW2S_tag_MASK
/* The count of FMC_TAGVDW2S */
#define FMC_TAGVDW2S_COUNT (4U)
/*! @name TAGVDW3S - Cache Tag Storage */
#define FMC_TAGVDW3S_valid_MASK (0x1U)
#define FMC_TAGVDW3S_valid_SHIFT (0U)
#define FMC_TAGVDW3S_valid_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_TAGVDW3S_valid_SHIFT)) & FMC_TAGVDW3S_valid_MASK)
#define FMC_TAGVDW3S_valid FMC_TAGVDW3S_valid_MASK
#define FMC_TAGVDW3S_tag_MASK (0x3FFFC0U)
#define FMC_TAGVDW3S_tag_SHIFT (6U)
#define FMC_TAGVDW3S_tag_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_TAGVDW3S_tag_SHIFT)) & FMC_TAGVDW3S_tag_MASK)
#define FMC_TAGVDW3S_tag FMC_TAGVDW3S_tag_MASK
/* The count of FMC_TAGVDW3S */
#define FMC_TAGVDW3S_COUNT (4U)
/*! @name DATA_UM - Cache Data Storage (uppermost word) */
#define FMC_DATA_UM_data_MASK (0xFFFFFFFFU)
#define FMC_DATA_UM_data_SHIFT (0U)
#define FMC_DATA_UM_data_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_DATA_UM_data_SHIFT)) & FMC_DATA_UM_data_MASK)
#define FMC_DATA_UM_data FMC_DATA_UM_data_MASK
/* The count of FMC_DATA_UM */
#define FMC_DATA_UM_COUNT (4U)
/* The count of FMC_DATA_UM */
#define FMC_DATA_UM_COUNT2 (4U)
/*! @name DATA_MU - Cache Data Storage (mid-upper word) */
#define FMC_DATA_MU_data_MASK (0xFFFFFFFFU)
#define FMC_DATA_MU_data_SHIFT (0U)
#define FMC_DATA_MU_data_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_DATA_MU_data_SHIFT)) & FMC_DATA_MU_data_MASK)
#define FMC_DATA_MU_data FMC_DATA_MU_data_MASK
/* The count of FMC_DATA_MU */
#define FMC_DATA_MU_COUNT (4U)
/* The count of FMC_DATA_MU */
#define FMC_DATA_MU_COUNT2 (4U)
/*! @name DATA_ML - Cache Data Storage (mid-lower word) */
#define FMC_DATA_ML_data_MASK (0xFFFFFFFFU)
#define FMC_DATA_ML_data_SHIFT (0U)
#define FMC_DATA_ML_data_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_DATA_ML_data_SHIFT)) & FMC_DATA_ML_data_MASK)
#define FMC_DATA_ML_data FMC_DATA_ML_data_MASK
/* The count of FMC_DATA_ML */
#define FMC_DATA_ML_COUNT (4U)
/* The count of FMC_DATA_ML */
#define FMC_DATA_ML_COUNT2 (4U)
/*! @name DATA_LM - Cache Data Storage (lowermost word) */
#define FMC_DATA_LM_data_MASK (0xFFFFFFFFU)
#define FMC_DATA_LM_data_SHIFT (0U)
#define FMC_DATA_LM_data_SET(x) (((uint32_t)(((uint32_t)(x)) << FMC_DATA_LM_data_SHIFT)) & FMC_DATA_LM_data_MASK)
#define FMC_DATA_LM_data FMC_DATA_LM_data_MASK
/* The count of FMC_DATA_LM */
#define FMC_DATA_LM_COUNT (4U)
/* The count of FMC_DATA_LM */
#define FMC_DATA_LM_COUNT2 (4U)
/*!
* @}
*/ /* end of group FMC_Register_Masks */
/* FMC - Peripheral instance base addresses */
/** Peripheral FMC base address */
#define FMC_BASE (0x4001F000u)
/** Peripheral FMC base pointer */
#define FMC ((FMC_TypeDef *)FMC_BASE)
/** Array initializer of FMC peripheral base addresses */
#define FMC_BASE_ADDRS { FMC_BASE }
/** Array initializer of FMC peripheral base pointers */
#define FMC_BASE_PTRS { FMC }
/*!
* @}
*/ /* end of group FMC_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- FTFE Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup FTFE_Peripheral_Access_Layer FTFE Peripheral Access Layer
* @{
*/
/** FTFE - Register Layout Typedef */
typedef struct {
__IO uint8_t FSTAT; /**< Flash Status Register, offset: 0x0 */
__IO uint8_t FCNFG; /**< Flash Configuration Register, offset: 0x1 */
__I uint8_t FSEC; /**< Flash Security Register, offset: 0x2 */
__I uint8_t FOPT; /**< Flash Option Register, offset: 0x3 */
__IO uint8_t FCCOB3; /**< Flash Common Command Object Registers, offset: 0x4 */
__IO uint8_t FCCOB2; /**< Flash Common Command Object Registers, offset: 0x5 */
__IO uint8_t FCCOB1; /**< Flash Common Command Object Registers, offset: 0x6 */
__IO uint8_t FCCOB0; /**< Flash Common Command Object Registers, offset: 0x7 */
__IO uint8_t FCCOB7; /**< Flash Common Command Object Registers, offset: 0x8 */
__IO uint8_t FCCOB6; /**< Flash Common Command Object Registers, offset: 0x9 */
__IO uint8_t FCCOB5; /**< Flash Common Command Object Registers, offset: 0xA */
__IO uint8_t FCCOB4; /**< Flash Common Command Object Registers, offset: 0xB */
__IO uint8_t FCCOBB; /**< Flash Common Command Object Registers, offset: 0xC */
__IO uint8_t FCCOBA; /**< Flash Common Command Object Registers, offset: 0xD */
__IO uint8_t FCCOB9; /**< Flash Common Command Object Registers, offset: 0xE */
__IO uint8_t FCCOB8; /**< Flash Common Command Object Registers, offset: 0xF */
__IO uint8_t FPROT3; /**< Program Flash Protection Registers, offset: 0x10 */
__IO uint8_t FPROT2; /**< Program Flash Protection Registers, offset: 0x11 */
__IO uint8_t FPROT1; /**< Program Flash Protection Registers, offset: 0x12 */
__IO uint8_t FPROT0; /**< Program Flash Protection Registers, offset: 0x13 */
uint8_t RESERVED_0[2];
__IO uint8_t FEPROT; /**< EEPROM Protection Register, offset: 0x16 */
__IO uint8_t FDPROT; /**< Data Flash Protection Register, offset: 0x17 */
__I uint8_t XACCH3; /**< Execute-only Access Registers, offset: 0x18 */
__I uint8_t XACCH2; /**< Execute-only Access Registers, offset: 0x19 */
__I uint8_t XACCH1; /**< Execute-only Access Registers, offset: 0x1A */
__I uint8_t XACCH0; /**< Execute-only Access Registers, offset: 0x1B */
__I uint8_t XACCL3; /**< Execute-only Access Registers, offset: 0x1C */
__I uint8_t XACCL2; /**< Execute-only Access Registers, offset: 0x1D */
__I uint8_t XACCL1; /**< Execute-only Access Registers, offset: 0x1E */
__I uint8_t XACCL0; /**< Execute-only Access Registers, offset: 0x1F */
__I uint8_t SACCH3; /**< Supervisor-only Access Registers, offset: 0x20 */
__I uint8_t SACCH2; /**< Supervisor-only Access Registers, offset: 0x21 */
__I uint8_t SACCH1; /**< Supervisor-only Access Registers, offset: 0x22 */
__I uint8_t SACCH0; /**< Supervisor-only Access Registers, offset: 0x23 */
__I uint8_t SACCL3; /**< Supervisor-only Access Registers, offset: 0x24 */
__I uint8_t SACCL2; /**< Supervisor-only Access Registers, offset: 0x25 */
__I uint8_t SACCL1; /**< Supervisor-only Access Registers, offset: 0x26 */
__I uint8_t SACCL0; /**< Supervisor-only Access Registers, offset: 0x27 */
__I uint8_t FACSS; /**< Flash Access Segment Size Register, offset: 0x28 */
uint8_t RESERVED_1[2];
__I uint8_t FACSN; /**< Flash Access Segment Number Register, offset: 0x2B */
} FTFE_TypeDef;
/* ----------------------------------------------------------------------------
-- FTFE Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup FTFE_Register_Masks FTFE Register Masks
* @{
*/
/*! @name FSTAT - Flash Status Register */
#define FTFE_FSTAT_MGSTAT0_MASK (0x1U)
#define FTFE_FSTAT_MGSTAT0_SHIFT (0U)
#define FTFE_FSTAT_MGSTAT0_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FSTAT_MGSTAT0_SHIFT)) & FTFE_FSTAT_MGSTAT0_MASK)
#define FTFE_FSTAT_MGSTAT0 FTFE_FSTAT_MGSTAT0_MASK
#define FTFE_FSTAT_FPVIOL_MASK (0x10U)
#define FTFE_FSTAT_FPVIOL_SHIFT (4U)
#define FTFE_FSTAT_FPVIOL(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FSTAT_FPVIOL_SHIFT)) & FTFE_FSTAT_FPVIOL_MASK)
#define FTFL_FSTAT_FPVIOL FTFE_FSTAT_FPVIOL(1)
#define FTFE_FSTAT_ACCERR_MASK (0x20U)
#define FTFE_FSTAT_ACCERR_SHIFT (5U)
#define FTFE_FSTAT_ACCERR(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FSTAT_ACCERR_SHIFT)) & FTFE_FSTAT_ACCERR_MASK)
#define FTFL_FSTAT_ACCERR FTFE_FSTAT_ACCERR(1)
#define FTFE_FSTAT_RDCOLERR_MASK (0x40U)
#define FTFE_FSTAT_RDCOLERR_SHIFT (6U)
#define FTFE_FSTAT_RDCOLERR(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FSTAT_RDCOLERR_SHIFT)) & FTFE_FSTAT_RDCOLERR_MASK)
#define FTFL_FSTAT_RDCOLERR FTFE_FSTAT_RDCOLERR(1)
#define FTFE_FSTAT_CCIF_MASK (0x80U)
#define FTFE_FSTAT_CCIF_SHIFT (7U)
#define FTFE_FSTAT_CCIF_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FSTAT_CCIF_SHIFT)) & FTFE_FSTAT_CCIF_MASK)
#define FTFE_FSTAT_CCIF FTFE_FSTAT_CCIF_MASK
/*! @name FCNFG - Flash Configuration Register */
#define FTFE_FCNFG_EEERDY_MASK (0x1U)
#define FTFE_FCNFG_EEERDY_SHIFT (0U)
#define FTFE_FCNFG_EEERDY(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FCNFG_EEERDY_SHIFT)) & FTFE_FCNFG_EEERDY_MASK)
#define FTFL_FCNFG_EEERDY FTFE_FCNFG_EEERDY(1)
#define FTFE_FCNFG_RAMRDY_MASK (0x2U)
#define FTFE_FCNFG_RAMRDY_SHIFT (1U)
#define FTFE_FCNFG_RAMRDY(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FCNFG_RAMRDY_SHIFT)) & FTFE_FCNFG_RAMRDY_MASK)
#define FTFL_FCNFG_RAMRDY FTFE_FCNFG_RAMRDY(1)
#define FTFE_FCNFG_PFLSH_MASK (0x4U)
#define FTFE_FCNFG_PFLSH_SHIFT (2U)
#define FTFE_FCNFG_PFLSH_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FCNFG_PFLSH_SHIFT)) & FTFE_FCNFG_PFLSH_MASK)
#define FTFE_FCNFG_PFLSH FTFE_FCNFG_PFLSH_MASK
#define FTFE_FCNFG_SWAP_MASK (0x8U)
#define FTFE_FCNFG_SWAP_SHIFT (3U)
#define FTFE_FCNFG_SWAP_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FCNFG_SWAP_SHIFT)) & FTFE_FCNFG_SWAP_MASK)
#define FTFE_FCNFG_SWAP FTFE_FCNFG_SWAP_MASK
#define FTFE_FCNFG_ERSSUSP_MASK (0x10U)
#define FTFE_FCNFG_ERSSUSP_SHIFT (4U)
#define FTFE_FCNFG_ERSSUSP_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FCNFG_ERSSUSP_SHIFT)) & FTFE_FCNFG_ERSSUSP_MASK)
#define FTFE_FCNFG_ERSSUSP FTFE_FCNFG_ERSSUSP_MASK
#define FTFE_FCNFG_ERSAREQ_MASK (0x20U)
#define FTFE_FCNFG_ERSAREQ_SHIFT (5U)
#define FTFE_FCNFG_ERSAREQ_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FCNFG_ERSAREQ_SHIFT)) & FTFE_FCNFG_ERSAREQ_MASK)
#define FTFE_FCNFG_ERSAREQ FTFE_FCNFG_ERSAREQ_MASK
#define FTFE_FCNFG_RDCOLLIE_MASK (0x40U)
#define FTFE_FCNFG_RDCOLLIE_SHIFT (6U)
#define FTFE_FCNFG_RDCOLLIE_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FCNFG_RDCOLLIE_SHIFT)) & FTFE_FCNFG_RDCOLLIE_MASK)
#define FTFE_FCNFG_RDCOLLIE FTFE_FCNFG_RDCOLLIE_MASK
#define FTFE_FCNFG_CCIE_MASK (0x80U)
#define FTFE_FCNFG_CCIE_SHIFT (7U)
#define FTFE_FCNFG_CCIE_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FCNFG_CCIE_SHIFT)) & FTFE_FCNFG_CCIE_MASK)
#define FTFE_FCNFG_CCIE FTFE_FCNFG_CCIE_MASK
/*! @name FSEC - Flash Security Register */
#define FTFE_FSEC_SEC_MASK (0x3U)
#define FTFE_FSEC_SEC_SHIFT (0U)
#define FTFE_FSEC_SEC_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FSEC_SEC_SHIFT)) & FTFE_FSEC_SEC_MASK)
#define FTFE_FSEC_SEC FTFE_FSEC_SEC_MASK
#define FTFE_FSEC_FSLACC_MASK (0xCU)
#define FTFE_FSEC_FSLACC_SHIFT (2U)
#define FTFE_FSEC_FSLACC_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FSEC_FSLACC_SHIFT)) & FTFE_FSEC_FSLACC_MASK)
#define FTFE_FSEC_FSLACC FTFE_FSEC_FSLACC_MASK
#define FTFE_FSEC_MEEN_MASK (0x30U)
#define FTFE_FSEC_MEEN_SHIFT (4U)
#define FTFE_FSEC_MEEN_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FSEC_MEEN_SHIFT)) & FTFE_FSEC_MEEN_MASK)
#define FTFE_FSEC_MEEN FTFE_FSEC_MEEN_MASK
#define FTFE_FSEC_KEYEN_MASK (0xC0U)
#define FTFE_FSEC_KEYEN_SHIFT (6U)
#define FTFE_FSEC_KEYEN_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FSEC_KEYEN_SHIFT)) & FTFE_FSEC_KEYEN_MASK)
#define FTFE_FSEC_KEYEN FTFE_FSEC_KEYEN_MASK
/*! @name FOPT - Flash Option Register */
#define FTFE_FOPT_OPT_MASK (0xFFU)
#define FTFE_FOPT_OPT_SHIFT (0U)
#define FTFE_FOPT_OPT_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FOPT_OPT_SHIFT)) & FTFE_FOPT_OPT_MASK)
#define FTFE_FOPT_OPT FTFE_FOPT_OPT_MASK
/*! @name FCCOB3 - Flash Common Command Object Registers */
#define FTFE_FCCOB3_CCOBn_MASK (0xFFU)
#define FTFE_FCCOB3_CCOBn_SHIFT (0U)
#define FTFE_FCCOB3_CCOBn_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FCCOB3_CCOBn_SHIFT)) & FTFE_FCCOB3_CCOBn_MASK)
#define FTFE_FCCOB3_CCOBn FTFE_FCCOB3_CCOBn_MASK
/*! @name FCCOB2 - Flash Common Command Object Registers */
#define FTFE_FCCOB2_CCOBn_MASK (0xFFU)
#define FTFE_FCCOB2_CCOBn_SHIFT (0U)
#define FTFE_FCCOB2_CCOBn_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FCCOB2_CCOBn_SHIFT)) & FTFE_FCCOB2_CCOBn_MASK)
#define FTFE_FCCOB2_CCOBn FTFE_FCCOB2_CCOBn_MASK
/*! @name FCCOB1 - Flash Common Command Object Registers */
#define FTFE_FCCOB1_CCOBn_MASK (0xFFU)
#define FTFE_FCCOB1_CCOBn_SHIFT (0U)
#define FTFE_FCCOB1_CCOBn_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FCCOB1_CCOBn_SHIFT)) & FTFE_FCCOB1_CCOBn_MASK)
#define FTFE_FCCOB1_CCOBn FTFE_FCCOB1_CCOBn_MASK
/*! @name FCCOB0 - Flash Common Command Object Registers */
#define FTFE_FCCOB0_CCOBn_MASK (0xFFU)
#define FTFE_FCCOB0_CCOBn_SHIFT (0U)
#define FTFE_FCCOB0_CCOBn_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FCCOB0_CCOBn_SHIFT)) & FTFE_FCCOB0_CCOBn_MASK)
#define FTFE_FCCOB0_CCOBn FTFE_FCCOB0_CCOBn_MASK
/*! @name FCCOB7 - Flash Common Command Object Registers */
#define FTFE_FCCOB7_CCOBn_MASK (0xFFU)
#define FTFE_FCCOB7_CCOBn_SHIFT (0U)
#define FTFE_FCCOB7_CCOBn_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FCCOB7_CCOBn_SHIFT)) & FTFE_FCCOB7_CCOBn_MASK)
#define FTFE_FCCOB7_CCOBn FTFE_FCCOB7_CCOBn_MASK
/*! @name FCCOB6 - Flash Common Command Object Registers */
#define FTFE_FCCOB6_CCOBn_MASK (0xFFU)
#define FTFE_FCCOB6_CCOBn_SHIFT (0U)
#define FTFE_FCCOB6_CCOBn_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FCCOB6_CCOBn_SHIFT)) & FTFE_FCCOB6_CCOBn_MASK)
#define FTFE_FCCOB6_CCOBn FTFE_FCCOB6_CCOBn_MASK
/*! @name FCCOB5 - Flash Common Command Object Registers */
#define FTFE_FCCOB5_CCOBn_MASK (0xFFU)
#define FTFE_FCCOB5_CCOBn_SHIFT (0U)
#define FTFE_FCCOB5_CCOBn_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FCCOB5_CCOBn_SHIFT)) & FTFE_FCCOB5_CCOBn_MASK)
#define FTFE_FCCOB5_CCOBn FTFE_FCCOB5_CCOBn_MASK
/*! @name FCCOB4 - Flash Common Command Object Registers */
#define FTFE_FCCOB4_CCOBn_MASK (0xFFU)
#define FTFE_FCCOB4_CCOBn_SHIFT (0U)
#define FTFE_FCCOB4_CCOBn_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FCCOB4_CCOBn_SHIFT)) & FTFE_FCCOB4_CCOBn_MASK)
#define FTFE_FCCOB4_CCOBn FTFE_FCCOB4_CCOBn_MASK
/*! @name FCCOBB - Flash Common Command Object Registers */
#define FTFE_FCCOBB_CCOBn_MASK (0xFFU)
#define FTFE_FCCOBB_CCOBn_SHIFT (0U)
#define FTFE_FCCOBB_CCOBn_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FCCOBB_CCOBn_SHIFT)) & FTFE_FCCOBB_CCOBn_MASK)
#define FTFE_FCCOBB_CCOBn FTFE_FCCOBB_CCOBn_MASK
/*! @name FCCOBA - Flash Common Command Object Registers */
#define FTFE_FCCOBA_CCOBn_MASK (0xFFU)
#define FTFE_FCCOBA_CCOBn_SHIFT (0U)
#define FTFE_FCCOBA_CCOBn_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FCCOBA_CCOBn_SHIFT)) & FTFE_FCCOBA_CCOBn_MASK)
#define FTFE_FCCOBA_CCOBn FTFE_FCCOBA_CCOBn_MASK
/*! @name FCCOB9 - Flash Common Command Object Registers */
#define FTFE_FCCOB9_CCOBn_MASK (0xFFU)
#define FTFE_FCCOB9_CCOBn_SHIFT (0U)
#define FTFE_FCCOB9_CCOBn_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FCCOB9_CCOBn_SHIFT)) & FTFE_FCCOB9_CCOBn_MASK)
#define FTFE_FCCOB9_CCOBn FTFE_FCCOB9_CCOBn_MASK
/*! @name FCCOB8 - Flash Common Command Object Registers */
#define FTFE_FCCOB8_CCOBn_MASK (0xFFU)
#define FTFE_FCCOB8_CCOBn_SHIFT (0U)
#define FTFE_FCCOB8_CCOBn_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FCCOB8_CCOBn_SHIFT)) & FTFE_FCCOB8_CCOBn_MASK)
#define FTFE_FCCOB8_CCOBn FTFE_FCCOB8_CCOBn_MASK
/*! @name FPROT3 - Program Flash Protection Registers */
#define FTFE_FPROT3_PROT_MASK (0xFFU)
#define FTFE_FPROT3_PROT_SHIFT (0U)
#define FTFE_FPROT3_PROT_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FPROT3_PROT_SHIFT)) & FTFE_FPROT3_PROT_MASK)
#define FTFE_FPROT3_PROT FTFE_FPROT3_PROT_MASK
/*! @name FPROT2 - Program Flash Protection Registers */
#define FTFE_FPROT2_PROT_MASK (0xFFU)
#define FTFE_FPROT2_PROT_SHIFT (0U)
#define FTFE_FPROT2_PROT_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FPROT2_PROT_SHIFT)) & FTFE_FPROT2_PROT_MASK)
#define FTFE_FPROT2_PROT FTFE_FPROT2_PROT_MASK
/*! @name FPROT1 - Program Flash Protection Registers */
#define FTFE_FPROT1_PROT_MASK (0xFFU)
#define FTFE_FPROT1_PROT_SHIFT (0U)
#define FTFE_FPROT1_PROT_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FPROT1_PROT_SHIFT)) & FTFE_FPROT1_PROT_MASK)
#define FTFE_FPROT1_PROT FTFE_FPROT1_PROT_MASK
/*! @name FPROT0 - Program Flash Protection Registers */
#define FTFE_FPROT0_PROT_MASK (0xFFU)
#define FTFE_FPROT0_PROT_SHIFT (0U)
#define FTFE_FPROT0_PROT_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FPROT0_PROT_SHIFT)) & FTFE_FPROT0_PROT_MASK)
#define FTFE_FPROT0_PROT FTFE_FPROT0_PROT_MASK
/*! @name FEPROT - EEPROM Protection Register */
#define FTFE_FEPROT_EPROT_MASK (0xFFU)
#define FTFE_FEPROT_EPROT_SHIFT (0U)
#define FTFE_FEPROT_EPROT_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FEPROT_EPROT_SHIFT)) & FTFE_FEPROT_EPROT_MASK)
#define FTFE_FEPROT_EPROT FTFE_FEPROT_EPROT_MASK
/*! @name FDPROT - Data Flash Protection Register */
#define FTFE_FDPROT_DPROT_MASK (0xFFU)
#define FTFE_FDPROT_DPROT_SHIFT (0U)
#define FTFE_FDPROT_DPROT_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FDPROT_DPROT_SHIFT)) & FTFE_FDPROT_DPROT_MASK)
#define FTFE_FDPROT_DPROT FTFE_FDPROT_DPROT_MASK
/*! @name XACCH3 - Execute-only Access Registers */
#define FTFE_XACCH3_XA_MASK (0xFFU)
#define FTFE_XACCH3_XA_SHIFT (0U)
#define FTFE_XACCH3_XA_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_XACCH3_XA_SHIFT)) & FTFE_XACCH3_XA_MASK)
#define FTFE_XACCH3_XA FTFE_XACCH3_XA_MASK
/*! @name XACCH2 - Execute-only Access Registers */
#define FTFE_XACCH2_XA_MASK (0xFFU)
#define FTFE_XACCH2_XA_SHIFT (0U)
#define FTFE_XACCH2_XA_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_XACCH2_XA_SHIFT)) & FTFE_XACCH2_XA_MASK)
#define FTFE_XACCH2_XA FTFE_XACCH2_XA_MASK
/*! @name XACCH1 - Execute-only Access Registers */
#define FTFE_XACCH1_XA_MASK (0xFFU)
#define FTFE_XACCH1_XA_SHIFT (0U)
#define FTFE_XACCH1_XA_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_XACCH1_XA_SHIFT)) & FTFE_XACCH1_XA_MASK)
#define FTFE_XACCH1_XA FTFE_XACCH1_XA_MASK
/*! @name XACCH0 - Execute-only Access Registers */
#define FTFE_XACCH0_XA_MASK (0xFFU)
#define FTFE_XACCH0_XA_SHIFT (0U)
#define FTFE_XACCH0_XA_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_XACCH0_XA_SHIFT)) & FTFE_XACCH0_XA_MASK)
#define FTFE_XACCH0_XA FTFE_XACCH0_XA_MASK
/*! @name XACCL3 - Execute-only Access Registers */
#define FTFE_XACCL3_XA_MASK (0xFFU)
#define FTFE_XACCL3_XA_SHIFT (0U)
#define FTFE_XACCL3_XA_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_XACCL3_XA_SHIFT)) & FTFE_XACCL3_XA_MASK)
#define FTFE_XACCL3_XA FTFE_XACCL3_XA_MASK
/*! @name XACCL2 - Execute-only Access Registers */
#define FTFE_XACCL2_XA_MASK (0xFFU)
#define FTFE_XACCL2_XA_SHIFT (0U)
#define FTFE_XACCL2_XA_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_XACCL2_XA_SHIFT)) & FTFE_XACCL2_XA_MASK)
#define FTFE_XACCL2_XA FTFE_XACCL2_XA_MASK
/*! @name XACCL1 - Execute-only Access Registers */
#define FTFE_XACCL1_XA_MASK (0xFFU)
#define FTFE_XACCL1_XA_SHIFT (0U)
#define FTFE_XACCL1_XA_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_XACCL1_XA_SHIFT)) & FTFE_XACCL1_XA_MASK)
#define FTFE_XACCL1_XA FTFE_XACCL1_XA_MASK
/*! @name XACCL0 - Execute-only Access Registers */
#define FTFE_XACCL0_XA_MASK (0xFFU)
#define FTFE_XACCL0_XA_SHIFT (0U)
#define FTFE_XACCL0_XA_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_XACCL0_XA_SHIFT)) & FTFE_XACCL0_XA_MASK)
#define FTFE_XACCL0_XA FTFE_XACCL0_XA_MASK
/*! @name SACCH3 - Supervisor-only Access Registers */
#define FTFE_SACCH3_SA_MASK (0xFFU)
#define FTFE_SACCH3_SA_SHIFT (0U)
#define FTFE_SACCH3_SA_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_SACCH3_SA_SHIFT)) & FTFE_SACCH3_SA_MASK)
#define FTFE_SACCH3_SA FTFE_SACCH3_SA_MASK
/*! @name SACCH2 - Supervisor-only Access Registers */
#define FTFE_SACCH2_SA_MASK (0xFFU)
#define FTFE_SACCH2_SA_SHIFT (0U)
#define FTFE_SACCH2_SA_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_SACCH2_SA_SHIFT)) & FTFE_SACCH2_SA_MASK)
#define FTFE_SACCH2_SA FTFE_SACCH2_SA_MASK
/*! @name SACCH1 - Supervisor-only Access Registers */
#define FTFE_SACCH1_SA_MASK (0xFFU)
#define FTFE_SACCH1_SA_SHIFT (0U)
#define FTFE_SACCH1_SA_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_SACCH1_SA_SHIFT)) & FTFE_SACCH1_SA_MASK)
#define FTFE_SACCH1_SA FTFE_SACCH1_SA_MASK
/*! @name SACCH0 - Supervisor-only Access Registers */
#define FTFE_SACCH0_SA_MASK (0xFFU)
#define FTFE_SACCH0_SA_SHIFT (0U)
#define FTFE_SACCH0_SA_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_SACCH0_SA_SHIFT)) & FTFE_SACCH0_SA_MASK)
#define FTFE_SACCH0_SA FTFE_SACCH0_SA_MASK
/*! @name SACCL3 - Supervisor-only Access Registers */
#define FTFE_SACCL3_SA_MASK (0xFFU)
#define FTFE_SACCL3_SA_SHIFT (0U)
#define FTFE_SACCL3_SA_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_SACCL3_SA_SHIFT)) & FTFE_SACCL3_SA_MASK)
#define FTFE_SACCL3_SA FTFE_SACCL3_SA_MASK
/*! @name SACCL2 - Supervisor-only Access Registers */
#define FTFE_SACCL2_SA_MASK (0xFFU)
#define FTFE_SACCL2_SA_SHIFT (0U)
#define FTFE_SACCL2_SA_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_SACCL2_SA_SHIFT)) & FTFE_SACCL2_SA_MASK)
#define FTFE_SACCL2_SA FTFE_SACCL2_SA_MASK
/*! @name SACCL1 - Supervisor-only Access Registers */
#define FTFE_SACCL1_SA_MASK (0xFFU)
#define FTFE_SACCL1_SA_SHIFT (0U)
#define FTFE_SACCL1_SA_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_SACCL1_SA_SHIFT)) & FTFE_SACCL1_SA_MASK)
#define FTFE_SACCL1_SA FTFE_SACCL1_SA_MASK
/*! @name SACCL0 - Supervisor-only Access Registers */
#define FTFE_SACCL0_SA_MASK (0xFFU)
#define FTFE_SACCL0_SA_SHIFT (0U)
#define FTFE_SACCL0_SA_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_SACCL0_SA_SHIFT)) & FTFE_SACCL0_SA_MASK)
#define FTFE_SACCL0_SA FTFE_SACCL0_SA_MASK
/*! @name FACSS - Flash Access Segment Size Register */
#define FTFE_FACSS_SGSIZE_MASK (0xFFU)
#define FTFE_FACSS_SGSIZE_SHIFT (0U)
#define FTFE_FACSS_SGSIZE_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FACSS_SGSIZE_SHIFT)) & FTFE_FACSS_SGSIZE_MASK)
#define FTFE_FACSS_SGSIZE FTFE_FACSS_SGSIZE_MASK
/*! @name FACSN - Flash Access Segment Number Register */
#define FTFE_FACSN_NUMSG_MASK (0xFFU)
#define FTFE_FACSN_NUMSG_SHIFT (0U)
#define FTFE_FACSN_NUMSG_SET(x) (((uint8_t)(((uint8_t)(x)) << FTFE_FACSN_NUMSG_SHIFT)) & FTFE_FACSN_NUMSG_MASK)
#define FTFE_FACSN_NUMSG FTFE_FACSN_NUMSG_MASK
/*!
* @}
*/ /* end of group FTFE_Register_Masks */
/* FTFE - Peripheral instance base addresses */
/** Peripheral FTFE base address */
#define FTFE_BASE (0x40020000u)
/** Peripheral FTFE base pointer */
#define FTFE ((FTFE_TypeDef *)FTFE_BASE)
#define FTFL ((FTFE_TypeDef *)FTFE_BASE)
/** Array initializer of FTFE peripheral base addresses */
#define FTFE_BASE_ADDRS { FTFE_BASE }
/** Array initializer of FTFE peripheral base pointers */
#define FTFE_BASE_PTRS { FTFE }
/** Interrupt vectors for the FTFE peripheral type */
#define FTFE_COMMAND_COMPLETE_IRQS { FTFE_IRQn }
#define FTFE_READ_COLLISION_IRQS { Read_Collision_IRQn }
/*!
* @}
*/ /* end of group FTFE_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- FTM Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup FTM_Peripheral_Access_Layer FTM Peripheral Access Layer
* @{
*/
/** FTM - Register Layout Typedef */
typedef struct {
__IO uint32_t SC; /**< Status And Control, offset: 0x0 */
__IO uint32_t CNT; /**< Counter, offset: 0x4 */
__IO uint32_t MOD; /**< Modulo, offset: 0x8 */
struct { /* offset: 0xC, array step: 0x8 */
__IO uint32_t CnSC; /**< Channel (n) Status And Control, array offset: 0xC, array step: 0x8 */
__IO uint32_t CnV; /**< Channel (n) Value, array offset: 0x10, array step: 0x8 */
} CHANNEL[8];
__IO uint32_t CNTIN; /**< Counter Initial Value, offset: 0x4C */
__IO uint32_t STATUS; /**< Capture And Compare Status, offset: 0x50 */
__IO uint32_t MODE; /**< Features Mode Selection, offset: 0x54 */
__IO uint32_t SYNC; /**< Synchronization, offset: 0x58 */
__IO uint32_t OUTINIT; /**< Initial State For Channels Output, offset: 0x5C */
__IO uint32_t OUTMASK; /**< Output Mask, offset: 0x60 */
__IO uint32_t COMBINE; /**< Function For Linked Channels, offset: 0x64 */
__IO uint32_t DEADTIME; /**< Deadtime Insertion Control, offset: 0x68 */
__IO uint32_t EXTTRIG; /**< FTM External Trigger, offset: 0x6C */
__IO uint32_t POL; /**< Channels Polarity, offset: 0x70 */
__IO uint32_t FMS; /**< Fault Mode Status, offset: 0x74 */
__IO uint32_t FILTER; /**< Input Capture Filter Control, offset: 0x78 */
__IO uint32_t FLTCTRL; /**< Fault Control, offset: 0x7C */
__IO uint32_t QDCTRL; /**< Quadrature Decoder Control And Status, offset: 0x80 */
__IO uint32_t CONF; /**< Configuration, offset: 0x84 */
__IO uint32_t FLTPOL; /**< FTM Fault Input Polarity, offset: 0x88 */
__IO uint32_t SYNCONF; /**< Synchronization Configuration, offset: 0x8C */
__IO uint32_t INVCTRL; /**< FTM Inverting Control, offset: 0x90 */
__IO uint32_t SWOCTRL; /**< FTM Software Output Control, offset: 0x94 */
__IO uint32_t PWMLOAD; /**< FTM PWM Load, offset: 0x98 */
} FTM_TypeDef;
/* ----------------------------------------------------------------------------
-- FTM Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup FTM_Register_Masks FTM Register Masks
* @{
*/
/*! @name SC - Status And Control */
#define FTM_SC_PS_MASK (0x7U)
#define FTM_SC_PS_SHIFT (0U)
#define FTM_SC_PS(x) (((uint32_t)(((uint32_t)(x)) << FTM_SC_PS_SHIFT)) & FTM_SC_PS_MASK)
#define FTM_SC_CLKS_MASK (0x18U)
#define FTM_SC_CLKS_SHIFT (3U)
#define FTM_SC_CLKS(x) (((uint32_t)(((uint32_t)(x)) << FTM_SC_CLKS_SHIFT)) & FTM_SC_CLKS_MASK)
#define FTM_SC_CPWMS_MASK (0x20U)
#define FTM_SC_CPWMS_SHIFT (5U)
#define FTM_SC_CPWMS_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SC_CPWMS_SHIFT)) & FTM_SC_CPWMS_MASK)
#define FTM_SC_CPWMS FTM_SC_CPWMS_MASK
#define FTM_SC_TOIE_MASK (0x40U)
#define FTM_SC_TOIE_SHIFT (6U)
#define FTM_SC_TOIE_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SC_TOIE_SHIFT)) & FTM_SC_TOIE_MASK)
#define FTM_SC_TOIE FTM_SC_TOIE_MASK
#define FTM_SC_TOF_MASK (0x80U)
#define FTM_SC_TOF_SHIFT (7U)
#define FTM_SC_TOF_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SC_TOF_SHIFT)) & FTM_SC_TOF_MASK)
#define FTM_SC_TOF FTM_SC_TOF_MASK
/*! @name CNT - Counter */
#define FTM_CNT_COUNT_MASK (0xFFFFU)
#define FTM_CNT_COUNT_SHIFT (0U)
#define FTM_CNT_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_CNT_COUNT_SHIFT)) & FTM_CNT_COUNT_MASK)
#define FTM_CNT_COUNT FTM_CNT_COUNT_MASK
/*! @name MOD - Modulo */
#define FTM_MOD_MOD_MASK (0xFFFFU)
#define FTM_MOD_MOD_SHIFT (0U)
#define FTM_MOD_MOD_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_MOD_MOD_SHIFT)) & FTM_MOD_MOD_MASK)
#define FTM_MOD_MOD FTM_MOD_MOD_MASK
/*! @name CnSC - Channel (n) Status And Control */
#define FTM_CnSC_DMA_MASK (0x1U)
#define FTM_CnSC_DMA_SHIFT (0U)
#define FTM_CnSC_DMA_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_CnSC_DMA_SHIFT)) & FTM_CnSC_DMA_MASK)
#define FTM_CnSC_DMA FTM_CnSC_DMA_MASK
#define FTM_CnSC_ELSA_MASK (0x4U)
#define FTM_CnSC_ELSA_SHIFT (2U)
#define FTM_CnSC_ELSA_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_CnSC_ELSA_SHIFT)) & FTM_CnSC_ELSA_MASK)
#define FTM_CnSC_ELSA FTM_CnSC_ELSA_MASK
#define FTM_CnSC_ELSB_MASK (0x8U)
#define FTM_CnSC_ELSB_SHIFT (3U)
#define FTM_CnSC_ELSB_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_CnSC_ELSB_SHIFT)) & FTM_CnSC_ELSB_MASK)
#define FTM_CnSC_ELSB FTM_CnSC_ELSB_MASK
#define FTM_CnSC_MSA_MASK (0x10U)
#define FTM_CnSC_MSA_SHIFT (4U)
#define FTM_CnSC_MSA_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_CnSC_MSA_SHIFT)) & FTM_CnSC_MSA_MASK)
#define FTM_CnSC_MSA FTM_CnSC_MSA_MASK
#define FTM_CnSC_MSB_MASK (0x20U)
#define FTM_CnSC_MSB_SHIFT (5U)
#define FTM_CnSC_MSB_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_CnSC_MSB_SHIFT)) & FTM_CnSC_MSB_MASK)
#define FTM_CnSC_MSB FTM_CnSC_MSB_MASK
#define FTM_CnSC_CHIE_MASK (0x40U)
#define FTM_CnSC_CHIE_SHIFT (6U)
#define FTM_CnSC_CHIE_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_CnSC_CHIE_SHIFT)) & FTM_CnSC_CHIE_MASK)
#define FTM_CnSC_CHIE FTM_CnSC_CHIE_MASK
#define FTM_CnSC_CHF_MASK (0x80U)
#define FTM_CnSC_CHF_SHIFT (7U)
#define FTM_CnSC_CHF_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_CnSC_CHF_SHIFT)) & FTM_CnSC_CHF_MASK)
#define FTM_CnSC_CHF FTM_CnSC_CHF_MASK
/* The count of FTM_CnSC */
#define FTM_CnSC_COUNT (8U)
/*! @name CnV - Channel (n) Value */
#define FTM_CnV_VAL_MASK (0xFFFFU)
#define FTM_CnV_VAL_SHIFT (0U)
#define FTM_CnV_VAL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_CnV_VAL_SHIFT)) & FTM_CnV_VAL_MASK)
#define FTM_CnV_VAL FTM_CnV_VAL_MASK
/* The count of FTM_CnV */
#define FTM_CnV_COUNT (8U)
/*! @name CNTIN - Counter Initial Value */
#define FTM_CNTIN_INIT_MASK (0xFFFFU)
#define FTM_CNTIN_INIT_SHIFT (0U)
#define FTM_CNTIN_INIT_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_CNTIN_INIT_SHIFT)) & FTM_CNTIN_INIT_MASK)
#define FTM_CNTIN_INIT FTM_CNTIN_INIT_MASK
/*! @name STATUS - Capture And Compare Status */
#define FTM_STATUS_CH0F_MASK (0x1U)
#define FTM_STATUS_CH0F_SHIFT (0U)
#define FTM_STATUS_CH0F_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_STATUS_CH0F_SHIFT)) & FTM_STATUS_CH0F_MASK)
#define FTM_STATUS_CH0F FTM_STATUS_CH0F_MASK
#define FTM_STATUS_CH1F_MASK (0x2U)
#define FTM_STATUS_CH1F_SHIFT (1U)
#define FTM_STATUS_CH1F_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_STATUS_CH1F_SHIFT)) & FTM_STATUS_CH1F_MASK)
#define FTM_STATUS_CH1F FTM_STATUS_CH1F_MASK
#define FTM_STATUS_CH2F_MASK (0x4U)
#define FTM_STATUS_CH2F_SHIFT (2U)
#define FTM_STATUS_CH2F_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_STATUS_CH2F_SHIFT)) & FTM_STATUS_CH2F_MASK)
#define FTM_STATUS_CH2F FTM_STATUS_CH2F_MASK
#define FTM_STATUS_CH3F_MASK (0x8U)
#define FTM_STATUS_CH3F_SHIFT (3U)
#define FTM_STATUS_CH3F_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_STATUS_CH3F_SHIFT)) & FTM_STATUS_CH3F_MASK)
#define FTM_STATUS_CH3F FTM_STATUS_CH3F_MASK
#define FTM_STATUS_CH4F_MASK (0x10U)
#define FTM_STATUS_CH4F_SHIFT (4U)
#define FTM_STATUS_CH4F_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_STATUS_CH4F_SHIFT)) & FTM_STATUS_CH4F_MASK)
#define FTM_STATUS_CH4F FTM_STATUS_CH4F_MASK
#define FTM_STATUS_CH5F_MASK (0x20U)
#define FTM_STATUS_CH5F_SHIFT (5U)
#define FTM_STATUS_CH5F_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_STATUS_CH5F_SHIFT)) & FTM_STATUS_CH5F_MASK)
#define FTM_STATUS_CH5F FTM_STATUS_CH5F_MASK
#define FTM_STATUS_CH6F_MASK (0x40U)
#define FTM_STATUS_CH6F_SHIFT (6U)
#define FTM_STATUS_CH6F_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_STATUS_CH6F_SHIFT)) & FTM_STATUS_CH6F_MASK)
#define FTM_STATUS_CH6F FTM_STATUS_CH6F_MASK
#define FTM_STATUS_CH7F_MASK (0x80U)
#define FTM_STATUS_CH7F_SHIFT (7U)
#define FTM_STATUS_CH7F_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_STATUS_CH7F_SHIFT)) & FTM_STATUS_CH7F_MASK)
#define FTM_STATUS_CH7F FTM_STATUS_CH7F_MASK
/*! @name MODE - Features Mode Selection */
#define FTM_MODE_FTMEN_MASK (0x1U)
#define FTM_MODE_FTMEN_SHIFT (0U)
#define FTM_MODE_FTMEN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_MODE_FTMEN_SHIFT)) & FTM_MODE_FTMEN_MASK)
#define FTM_MODE_FTMEN FTM_MODE_FTMEN_MASK
#define FTM_MODE_INIT_MASK (0x2U)
#define FTM_MODE_INIT_SHIFT (1U)
#define FTM_MODE_INIT_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_MODE_INIT_SHIFT)) & FTM_MODE_INIT_MASK)
#define FTM_MODE_INIT FTM_MODE_INIT_MASK
#define FTM_MODE_WPDIS_MASK (0x4U)
#define FTM_MODE_WPDIS_SHIFT (2U)
#define FTM_MODE_WPDIS_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_MODE_WPDIS_SHIFT)) & FTM_MODE_WPDIS_MASK)
#define FTM_MODE_WPDIS FTM_MODE_WPDIS_MASK
#define FTM_MODE_PWMSYNC_MASK (0x8U)
#define FTM_MODE_PWMSYNC_SHIFT (3U)
#define FTM_MODE_PWMSYNC_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_MODE_PWMSYNC_SHIFT)) & FTM_MODE_PWMSYNC_MASK)
#define FTM_MODE_PWMSYNC FTM_MODE_PWMSYNC_MASK
#define FTM_MODE_CAPTEST_MASK (0x10U)
#define FTM_MODE_CAPTEST_SHIFT (4U)
#define FTM_MODE_CAPTEST_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_MODE_CAPTEST_SHIFT)) & FTM_MODE_CAPTEST_MASK)
#define FTM_MODE_CAPTEST FTM_MODE_CAPTEST_MASK
#define FTM_MODE_FAULTM_MASK (0x60U)
#define FTM_MODE_FAULTM_SHIFT (5U)
#define FTM_MODE_FAULTM_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_MODE_FAULTM_SHIFT)) & FTM_MODE_FAULTM_MASK)
#define FTM_MODE_FAULTM FTM_MODE_FAULTM_MASK
#define FTM_MODE_FAULTIE_MASK (0x80U)
#define FTM_MODE_FAULTIE_SHIFT (7U)
#define FTM_MODE_FAULTIE_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_MODE_FAULTIE_SHIFT)) & FTM_MODE_FAULTIE_MASK)
#define FTM_MODE_FAULTIE FTM_MODE_FAULTIE_MASK
/*! @name SYNC - Synchronization */
#define FTM_SYNC_CNTMIN_MASK (0x1U)
#define FTM_SYNC_CNTMIN_SHIFT (0U)
#define FTM_SYNC_CNTMIN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNC_CNTMIN_SHIFT)) & FTM_SYNC_CNTMIN_MASK)
#define FTM_SYNC_CNTMIN FTM_SYNC_CNTMIN_MASK
#define FTM_SYNC_CNTMAX_MASK (0x2U)
#define FTM_SYNC_CNTMAX_SHIFT (1U)
#define FTM_SYNC_CNTMAX_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNC_CNTMAX_SHIFT)) & FTM_SYNC_CNTMAX_MASK)
#define FTM_SYNC_CNTMAX FTM_SYNC_CNTMAX_MASK
#define FTM_SYNC_REINIT_MASK (0x4U)
#define FTM_SYNC_REINIT_SHIFT (2U)
#define FTM_SYNC_REINIT_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNC_REINIT_SHIFT)) & FTM_SYNC_REINIT_MASK)
#define FTM_SYNC_REINIT FTM_SYNC_REINIT_MASK
#define FTM_SYNC_SYNCHOM_MASK (0x8U)
#define FTM_SYNC_SYNCHOM_SHIFT (3U)
#define FTM_SYNC_SYNCHOM_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNC_SYNCHOM_SHIFT)) & FTM_SYNC_SYNCHOM_MASK)
#define FTM_SYNC_SYNCHOM FTM_SYNC_SYNCHOM_MASK
#define FTM_SYNC_TRIG0_MASK (0x10U)
#define FTM_SYNC_TRIG0_SHIFT (4U)
#define FTM_SYNC_TRIG0_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNC_TRIG0_SHIFT)) & FTM_SYNC_TRIG0_MASK)
#define FTM_SYNC_TRIG0 FTM_SYNC_TRIG0_MASK
#define FTM_SYNC_TRIG1_MASK (0x20U)
#define FTM_SYNC_TRIG1_SHIFT (5U)
#define FTM_SYNC_TRIG1_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNC_TRIG1_SHIFT)) & FTM_SYNC_TRIG1_MASK)
#define FTM_SYNC_TRIG1 FTM_SYNC_TRIG1_MASK
#define FTM_SYNC_TRIG2_MASK (0x40U)
#define FTM_SYNC_TRIG2_SHIFT (6U)
#define FTM_SYNC_TRIG2_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNC_TRIG2_SHIFT)) & FTM_SYNC_TRIG2_MASK)
#define FTM_SYNC_TRIG2 FTM_SYNC_TRIG2_MASK
#define FTM_SYNC_SWSYNC_MASK (0x80U)
#define FTM_SYNC_SWSYNC_SHIFT (7U)
#define FTM_SYNC_SWSYNC_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNC_SWSYNC_SHIFT)) & FTM_SYNC_SWSYNC_MASK)
#define FTM_SYNC_SWSYNC FTM_SYNC_SWSYNC_MASK
/*! @name OUTINIT - Initial State For Channels Output */
#define FTM_OUTINIT_CH0OI_MASK (0x1U)
#define FTM_OUTINIT_CH0OI_SHIFT (0U)
#define FTM_OUTINIT_CH0OI_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTINIT_CH0OI_SHIFT)) & FTM_OUTINIT_CH0OI_MASK)
#define FTM_OUTINIT_CH0OI FTM_OUTINIT_CH0OI_MASK
#define FTM_OUTINIT_CH1OI_MASK (0x2U)
#define FTM_OUTINIT_CH1OI_SHIFT (1U)
#define FTM_OUTINIT_CH1OI_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTINIT_CH1OI_SHIFT)) & FTM_OUTINIT_CH1OI_MASK)
#define FTM_OUTINIT_CH1OI FTM_OUTINIT_CH1OI_MASK
#define FTM_OUTINIT_CH2OI_MASK (0x4U)
#define FTM_OUTINIT_CH2OI_SHIFT (2U)
#define FTM_OUTINIT_CH2OI_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTINIT_CH2OI_SHIFT)) & FTM_OUTINIT_CH2OI_MASK)
#define FTM_OUTINIT_CH2OI FTM_OUTINIT_CH2OI_MASK
#define FTM_OUTINIT_CH3OI_MASK (0x8U)
#define FTM_OUTINIT_CH3OI_SHIFT (3U)
#define FTM_OUTINIT_CH3OI_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTINIT_CH3OI_SHIFT)) & FTM_OUTINIT_CH3OI_MASK)
#define FTM_OUTINIT_CH3OI FTM_OUTINIT_CH3OI_MASK
#define FTM_OUTINIT_CH4OI_MASK (0x10U)
#define FTM_OUTINIT_CH4OI_SHIFT (4U)
#define FTM_OUTINIT_CH4OI_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTINIT_CH4OI_SHIFT)) & FTM_OUTINIT_CH4OI_MASK)
#define FTM_OUTINIT_CH4OI FTM_OUTINIT_CH4OI_MASK
#define FTM_OUTINIT_CH5OI_MASK (0x20U)
#define FTM_OUTINIT_CH5OI_SHIFT (5U)
#define FTM_OUTINIT_CH5OI_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTINIT_CH5OI_SHIFT)) & FTM_OUTINIT_CH5OI_MASK)
#define FTM_OUTINIT_CH5OI FTM_OUTINIT_CH5OI_MASK
#define FTM_OUTINIT_CH6OI_MASK (0x40U)
#define FTM_OUTINIT_CH6OI_SHIFT (6U)
#define FTM_OUTINIT_CH6OI_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTINIT_CH6OI_SHIFT)) & FTM_OUTINIT_CH6OI_MASK)
#define FTM_OUTINIT_CH6OI FTM_OUTINIT_CH6OI_MASK
#define FTM_OUTINIT_CH7OI_MASK (0x80U)
#define FTM_OUTINIT_CH7OI_SHIFT (7U)
#define FTM_OUTINIT_CH7OI_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTINIT_CH7OI_SHIFT)) & FTM_OUTINIT_CH7OI_MASK)
#define FTM_OUTINIT_CH7OI FTM_OUTINIT_CH7OI_MASK
/*! @name OUTMASK - Output Mask */
#define FTM_OUTMASK_CH0OM_MASK (0x1U)
#define FTM_OUTMASK_CH0OM_SHIFT (0U)
#define FTM_OUTMASK_CH0OM_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTMASK_CH0OM_SHIFT)) & FTM_OUTMASK_CH0OM_MASK)
#define FTM_OUTMASK_CH0OM FTM_OUTMASK_CH0OM_MASK
#define FTM_OUTMASK_CH1OM_MASK (0x2U)
#define FTM_OUTMASK_CH1OM_SHIFT (1U)
#define FTM_OUTMASK_CH1OM_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTMASK_CH1OM_SHIFT)) & FTM_OUTMASK_CH1OM_MASK)
#define FTM_OUTMASK_CH1OM FTM_OUTMASK_CH1OM_MASK
#define FTM_OUTMASK_CH2OM_MASK (0x4U)
#define FTM_OUTMASK_CH2OM_SHIFT (2U)
#define FTM_OUTMASK_CH2OM_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTMASK_CH2OM_SHIFT)) & FTM_OUTMASK_CH2OM_MASK)
#define FTM_OUTMASK_CH2OM FTM_OUTMASK_CH2OM_MASK
#define FTM_OUTMASK_CH3OM_MASK (0x8U)
#define FTM_OUTMASK_CH3OM_SHIFT (3U)
#define FTM_OUTMASK_CH3OM_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTMASK_CH3OM_SHIFT)) & FTM_OUTMASK_CH3OM_MASK)
#define FTM_OUTMASK_CH3OM FTM_OUTMASK_CH3OM_MASK
#define FTM_OUTMASK_CH4OM_MASK (0x10U)
#define FTM_OUTMASK_CH4OM_SHIFT (4U)
#define FTM_OUTMASK_CH4OM_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTMASK_CH4OM_SHIFT)) & FTM_OUTMASK_CH4OM_MASK)
#define FTM_OUTMASK_CH4OM FTM_OUTMASK_CH4OM_MASK
#define FTM_OUTMASK_CH5OM_MASK (0x20U)
#define FTM_OUTMASK_CH5OM_SHIFT (5U)
#define FTM_OUTMASK_CH5OM_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTMASK_CH5OM_SHIFT)) & FTM_OUTMASK_CH5OM_MASK)
#define FTM_OUTMASK_CH5OM FTM_OUTMASK_CH5OM_MASK
#define FTM_OUTMASK_CH6OM_MASK (0x40U)
#define FTM_OUTMASK_CH6OM_SHIFT (6U)
#define FTM_OUTMASK_CH6OM_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTMASK_CH6OM_SHIFT)) & FTM_OUTMASK_CH6OM_MASK)
#define FTM_OUTMASK_CH6OM FTM_OUTMASK_CH6OM_MASK
#define FTM_OUTMASK_CH7OM_MASK (0x80U)
#define FTM_OUTMASK_CH7OM_SHIFT (7U)
#define FTM_OUTMASK_CH7OM_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_OUTMASK_CH7OM_SHIFT)) & FTM_OUTMASK_CH7OM_MASK)
#define FTM_OUTMASK_CH7OM FTM_OUTMASK_CH7OM_MASK
/*! @name COMBINE - Function For Linked Channels */
#define FTM_COMBINE_COMBINE0_MASK (0x1U)
#define FTM_COMBINE_COMBINE0_SHIFT (0U)
#define FTM_COMBINE_COMBINE0_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_COMBINE0_SHIFT)) & FTM_COMBINE_COMBINE0_MASK)
#define FTM_COMBINE_COMBINE0 FTM_COMBINE_COMBINE0_MASK
#define FTM_COMBINE_COMP0_MASK (0x2U)
#define FTM_COMBINE_COMP0_SHIFT (1U)
#define FTM_COMBINE_COMP0_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_COMP0_SHIFT)) & FTM_COMBINE_COMP0_MASK)
#define FTM_COMBINE_COMP0 FTM_COMBINE_COMP0_MASK
#define FTM_COMBINE_DECAPEN0_MASK (0x4U)
#define FTM_COMBINE_DECAPEN0_SHIFT (2U)
#define FTM_COMBINE_DECAPEN0_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DECAPEN0_SHIFT)) & FTM_COMBINE_DECAPEN0_MASK)
#define FTM_COMBINE_DECAPEN0 FTM_COMBINE_DECAPEN0_MASK
#define FTM_COMBINE_DECAP0_MASK (0x8U)
#define FTM_COMBINE_DECAP0_SHIFT (3U)
#define FTM_COMBINE_DECAP0_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DECAP0_SHIFT)) & FTM_COMBINE_DECAP0_MASK)
#define FTM_COMBINE_DECAP0 FTM_COMBINE_DECAP0_MASK
#define FTM_COMBINE_DTEN0_MASK (0x10U)
#define FTM_COMBINE_DTEN0_SHIFT (4U)
#define FTM_COMBINE_DTEN0_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DTEN0_SHIFT)) & FTM_COMBINE_DTEN0_MASK)
#define FTM_COMBINE_DTEN0 FTM_COMBINE_DTEN0_MASK
#define FTM_COMBINE_SYNCEN0_MASK (0x20U)
#define FTM_COMBINE_SYNCEN0_SHIFT (5U)
#define FTM_COMBINE_SYNCEN0_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_SYNCEN0_SHIFT)) & FTM_COMBINE_SYNCEN0_MASK)
#define FTM_COMBINE_SYNCEN0 FTM_COMBINE_SYNCEN0_MASK
#define FTM_COMBINE_FAULTEN0_MASK (0x40U)
#define FTM_COMBINE_FAULTEN0_SHIFT (6U)
#define FTM_COMBINE_FAULTEN0_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_FAULTEN0_SHIFT)) & FTM_COMBINE_FAULTEN0_MASK)
#define FTM_COMBINE_FAULTEN0 FTM_COMBINE_FAULTEN0_MASK
#define FTM_COMBINE_COMBINE1_MASK (0x100U)
#define FTM_COMBINE_COMBINE1_SHIFT (8U)
#define FTM_COMBINE_COMBINE1_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_COMBINE1_SHIFT)) & FTM_COMBINE_COMBINE1_MASK)
#define FTM_COMBINE_COMBINE1 FTM_COMBINE_COMBINE1_MASK
#define FTM_COMBINE_COMP1_MASK (0x200U)
#define FTM_COMBINE_COMP1_SHIFT (9U)
#define FTM_COMBINE_COMP1_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_COMP1_SHIFT)) & FTM_COMBINE_COMP1_MASK)
#define FTM_COMBINE_COMP1 FTM_COMBINE_COMP1_MASK
#define FTM_COMBINE_DECAPEN1_MASK (0x400U)
#define FTM_COMBINE_DECAPEN1_SHIFT (10U)
#define FTM_COMBINE_DECAPEN1_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DECAPEN1_SHIFT)) & FTM_COMBINE_DECAPEN1_MASK)
#define FTM_COMBINE_DECAPEN1 FTM_COMBINE_DECAPEN1_MASK
#define FTM_COMBINE_DECAP1_MASK (0x800U)
#define FTM_COMBINE_DECAP1_SHIFT (11U)
#define FTM_COMBINE_DECAP1_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DECAP1_SHIFT)) & FTM_COMBINE_DECAP1_MASK)
#define FTM_COMBINE_DECAP1 FTM_COMBINE_DECAP1_MASK
#define FTM_COMBINE_DTEN1_MASK (0x1000U)
#define FTM_COMBINE_DTEN1_SHIFT (12U)
#define FTM_COMBINE_DTEN1_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DTEN1_SHIFT)) & FTM_COMBINE_DTEN1_MASK)
#define FTM_COMBINE_DTEN1 FTM_COMBINE_DTEN1_MASK
#define FTM_COMBINE_SYNCEN1_MASK (0x2000U)
#define FTM_COMBINE_SYNCEN1_SHIFT (13U)
#define FTM_COMBINE_SYNCEN1_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_SYNCEN1_SHIFT)) & FTM_COMBINE_SYNCEN1_MASK)
#define FTM_COMBINE_SYNCEN1 FTM_COMBINE_SYNCEN1_MASK
#define FTM_COMBINE_FAULTEN1_MASK (0x4000U)
#define FTM_COMBINE_FAULTEN1_SHIFT (14U)
#define FTM_COMBINE_FAULTEN1_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_FAULTEN1_SHIFT)) & FTM_COMBINE_FAULTEN1_MASK)
#define FTM_COMBINE_FAULTEN1 FTM_COMBINE_FAULTEN1_MASK
#define FTM_COMBINE_COMBINE2_MASK (0x10000U)
#define FTM_COMBINE_COMBINE2_SHIFT (16U)
#define FTM_COMBINE_COMBINE2_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_COMBINE2_SHIFT)) & FTM_COMBINE_COMBINE2_MASK)
#define FTM_COMBINE_COMBINE2 FTM_COMBINE_COMBINE2_MASK
#define FTM_COMBINE_COMP2_MASK (0x20000U)
#define FTM_COMBINE_COMP2_SHIFT (17U)
#define FTM_COMBINE_COMP2_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_COMP2_SHIFT)) & FTM_COMBINE_COMP2_MASK)
#define FTM_COMBINE_COMP2 FTM_COMBINE_COMP2_MASK
#define FTM_COMBINE_DECAPEN2_MASK (0x40000U)
#define FTM_COMBINE_DECAPEN2_SHIFT (18U)
#define FTM_COMBINE_DECAPEN2_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DECAPEN2_SHIFT)) & FTM_COMBINE_DECAPEN2_MASK)
#define FTM_COMBINE_DECAPEN2 FTM_COMBINE_DECAPEN2_MASK
#define FTM_COMBINE_DECAP2_MASK (0x80000U)
#define FTM_COMBINE_DECAP2_SHIFT (19U)
#define FTM_COMBINE_DECAP2_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DECAP2_SHIFT)) & FTM_COMBINE_DECAP2_MASK)
#define FTM_COMBINE_DECAP2 FTM_COMBINE_DECAP2_MASK
#define FTM_COMBINE_DTEN2_MASK (0x100000U)
#define FTM_COMBINE_DTEN2_SHIFT (20U)
#define FTM_COMBINE_DTEN2_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DTEN2_SHIFT)) & FTM_COMBINE_DTEN2_MASK)
#define FTM_COMBINE_DTEN2 FTM_COMBINE_DTEN2_MASK
#define FTM_COMBINE_SYNCEN2_MASK (0x200000U)
#define FTM_COMBINE_SYNCEN2_SHIFT (21U)
#define FTM_COMBINE_SYNCEN2_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_SYNCEN2_SHIFT)) & FTM_COMBINE_SYNCEN2_MASK)
#define FTM_COMBINE_SYNCEN2 FTM_COMBINE_SYNCEN2_MASK
#define FTM_COMBINE_FAULTEN2_MASK (0x400000U)
#define FTM_COMBINE_FAULTEN2_SHIFT (22U)
#define FTM_COMBINE_FAULTEN2_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_FAULTEN2_SHIFT)) & FTM_COMBINE_FAULTEN2_MASK)
#define FTM_COMBINE_FAULTEN2 FTM_COMBINE_FAULTEN2_MASK
#define FTM_COMBINE_COMBINE3_MASK (0x1000000U)
#define FTM_COMBINE_COMBINE3_SHIFT (24U)
#define FTM_COMBINE_COMBINE3_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_COMBINE3_SHIFT)) & FTM_COMBINE_COMBINE3_MASK)
#define FTM_COMBINE_COMBINE3 FTM_COMBINE_COMBINE3_MASK
#define FTM_COMBINE_COMP3_MASK (0x2000000U)
#define FTM_COMBINE_COMP3_SHIFT (25U)
#define FTM_COMBINE_COMP3_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_COMP3_SHIFT)) & FTM_COMBINE_COMP3_MASK)
#define FTM_COMBINE_COMP3 FTM_COMBINE_COMP3_MASK
#define FTM_COMBINE_DECAPEN3_MASK (0x4000000U)
#define FTM_COMBINE_DECAPEN3_SHIFT (26U)
#define FTM_COMBINE_DECAPEN3_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DECAPEN3_SHIFT)) & FTM_COMBINE_DECAPEN3_MASK)
#define FTM_COMBINE_DECAPEN3 FTM_COMBINE_DECAPEN3_MASK
#define FTM_COMBINE_DECAP3_MASK (0x8000000U)
#define FTM_COMBINE_DECAP3_SHIFT (27U)
#define FTM_COMBINE_DECAP3_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DECAP3_SHIFT)) & FTM_COMBINE_DECAP3_MASK)
#define FTM_COMBINE_DECAP3 FTM_COMBINE_DECAP3_MASK
#define FTM_COMBINE_DTEN3_MASK (0x10000000U)
#define FTM_COMBINE_DTEN3_SHIFT (28U)
#define FTM_COMBINE_DTEN3_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_DTEN3_SHIFT)) & FTM_COMBINE_DTEN3_MASK)
#define FTM_COMBINE_DTEN3 FTM_COMBINE_DTEN3_MASK
#define FTM_COMBINE_SYNCEN3_MASK (0x20000000U)
#define FTM_COMBINE_SYNCEN3_SHIFT (29U)
#define FTM_COMBINE_SYNCEN3_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_SYNCEN3_SHIFT)) & FTM_COMBINE_SYNCEN3_MASK)
#define FTM_COMBINE_SYNCEN3 FTM_COMBINE_SYNCEN3_MASK
#define FTM_COMBINE_FAULTEN3_MASK (0x40000000U)
#define FTM_COMBINE_FAULTEN3_SHIFT (30U)
#define FTM_COMBINE_FAULTEN3_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_COMBINE_FAULTEN3_SHIFT)) & FTM_COMBINE_FAULTEN3_MASK)
#define FTM_COMBINE_FAULTEN3 FTM_COMBINE_FAULTEN3_MASK
/*! @name DEADTIME - Deadtime Insertion Control */
#define FTM_DEADTIME_DTVAL_MASK (0x3FU)
#define FTM_DEADTIME_DTVAL_SHIFT (0U)
#define FTM_DEADTIME_DTVAL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_DEADTIME_DTVAL_SHIFT)) & FTM_DEADTIME_DTVAL_MASK)
#define FTM_DEADTIME_DTVAL FTM_DEADTIME_DTVAL_MASK
#define FTM_DEADTIME_DTPS_MASK (0xC0U)
#define FTM_DEADTIME_DTPS_SHIFT (6U)
#define FTM_DEADTIME_DTPS_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_DEADTIME_DTPS_SHIFT)) & FTM_DEADTIME_DTPS_MASK)
#define FTM_DEADTIME_DTPS FTM_DEADTIME_DTPS_MASK
/*! @name EXTTRIG - FTM External Trigger */
#define FTM_EXTTRIG_CH2TRIG_MASK (0x1U)
#define FTM_EXTTRIG_CH2TRIG_SHIFT (0U)
#define FTM_EXTTRIG_CH2TRIG_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_EXTTRIG_CH2TRIG_SHIFT)) & FTM_EXTTRIG_CH2TRIG_MASK)
#define FTM_EXTTRIG_CH2TRIG FTM_EXTTRIG_CH2TRIG_MASK
#define FTM_EXTTRIG_CH3TRIG_MASK (0x2U)
#define FTM_EXTTRIG_CH3TRIG_SHIFT (1U)
#define FTM_EXTTRIG_CH3TRIG_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_EXTTRIG_CH3TRIG_SHIFT)) & FTM_EXTTRIG_CH3TRIG_MASK)
#define FTM_EXTTRIG_CH3TRIG FTM_EXTTRIG_CH3TRIG_MASK
#define FTM_EXTTRIG_CH4TRIG_MASK (0x4U)
#define FTM_EXTTRIG_CH4TRIG_SHIFT (2U)
#define FTM_EXTTRIG_CH4TRIG_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_EXTTRIG_CH4TRIG_SHIFT)) & FTM_EXTTRIG_CH4TRIG_MASK)
#define FTM_EXTTRIG_CH4TRIG FTM_EXTTRIG_CH4TRIG_MASK
#define FTM_EXTTRIG_CH5TRIG_MASK (0x8U)
#define FTM_EXTTRIG_CH5TRIG_SHIFT (3U)
#define FTM_EXTTRIG_CH5TRIG_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_EXTTRIG_CH5TRIG_SHIFT)) & FTM_EXTTRIG_CH5TRIG_MASK)
#define FTM_EXTTRIG_CH5TRIG FTM_EXTTRIG_CH5TRIG_MASK
#define FTM_EXTTRIG_CH0TRIG_MASK (0x10U)
#define FTM_EXTTRIG_CH0TRIG_SHIFT (4U)
#define FTM_EXTTRIG_CH0TRIG_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_EXTTRIG_CH0TRIG_SHIFT)) & FTM_EXTTRIG_CH0TRIG_MASK)
#define FTM_EXTTRIG_CH0TRIG FTM_EXTTRIG_CH0TRIG_MASK
#define FTM_EXTTRIG_CH1TRIG_MASK (0x20U)
#define FTM_EXTTRIG_CH1TRIG_SHIFT (5U)
#define FTM_EXTTRIG_CH1TRIG_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_EXTTRIG_CH1TRIG_SHIFT)) & FTM_EXTTRIG_CH1TRIG_MASK)
#define FTM_EXTTRIG_CH1TRIG FTM_EXTTRIG_CH1TRIG_MASK
#define FTM_EXTTRIG_INITTRIGEN_MASK (0x40U)
#define FTM_EXTTRIG_INITTRIGEN_SHIFT (6U)
#define FTM_EXTTRIG_INITTRIGEN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_EXTTRIG_INITTRIGEN_SHIFT)) & FTM_EXTTRIG_INITTRIGEN_MASK)
#define FTM_EXTTRIG_INITTRIGEN FTM_EXTTRIG_INITTRIGEN_MASK
#define FTM_EXTTRIG_TRIGF_MASK (0x80U)
#define FTM_EXTTRIG_TRIGF_SHIFT (7U)
#define FTM_EXTTRIG_TRIGF_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_EXTTRIG_TRIGF_SHIFT)) & FTM_EXTTRIG_TRIGF_MASK)
#define FTM_EXTTRIG_TRIGF FTM_EXTTRIG_TRIGF_MASK
/*! @name POL - Channels Polarity */
#define FTM_POL_POL0_MASK (0x1U)
#define FTM_POL_POL0_SHIFT (0U)
#define FTM_POL_POL0_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL0_SHIFT)) & FTM_POL_POL0_MASK)
#define FTM_POL_POL0 FTM_POL_POL0_MASK
#define FTM_POL_POL1_MASK (0x2U)
#define FTM_POL_POL1_SHIFT (1U)
#define FTM_POL_POL1_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL1_SHIFT)) & FTM_POL_POL1_MASK)
#define FTM_POL_POL1 FTM_POL_POL1_MASK
#define FTM_POL_POL2_MASK (0x4U)
#define FTM_POL_POL2_SHIFT (2U)
#define FTM_POL_POL2_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL2_SHIFT)) & FTM_POL_POL2_MASK)
#define FTM_POL_POL2 FTM_POL_POL2_MASK
#define FTM_POL_POL3_MASK (0x8U)
#define FTM_POL_POL3_SHIFT (3U)
#define FTM_POL_POL3_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL3_SHIFT)) & FTM_POL_POL3_MASK)
#define FTM_POL_POL3 FTM_POL_POL3_MASK
#define FTM_POL_POL4_MASK (0x10U)
#define FTM_POL_POL4_SHIFT (4U)
#define FTM_POL_POL4_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL4_SHIFT)) & FTM_POL_POL4_MASK)
#define FTM_POL_POL4 FTM_POL_POL4_MASK
#define FTM_POL_POL5_MASK (0x20U)
#define FTM_POL_POL5_SHIFT (5U)
#define FTM_POL_POL5_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL5_SHIFT)) & FTM_POL_POL5_MASK)
#define FTM_POL_POL5 FTM_POL_POL5_MASK
#define FTM_POL_POL6_MASK (0x40U)
#define FTM_POL_POL6_SHIFT (6U)
#define FTM_POL_POL6_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL6_SHIFT)) & FTM_POL_POL6_MASK)
#define FTM_POL_POL6 FTM_POL_POL6_MASK
#define FTM_POL_POL7_MASK (0x80U)
#define FTM_POL_POL7_SHIFT (7U)
#define FTM_POL_POL7_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_POL_POL7_SHIFT)) & FTM_POL_POL7_MASK)
#define FTM_POL_POL7 FTM_POL_POL7_MASK
/*! @name FMS - Fault Mode Status */
#define FTM_FMS_FAULTF0_MASK (0x1U)
#define FTM_FMS_FAULTF0_SHIFT (0U)
#define FTM_FMS_FAULTF0_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FMS_FAULTF0_SHIFT)) & FTM_FMS_FAULTF0_MASK)
#define FTM_FMS_FAULTF0 FTM_FMS_FAULTF0_MASK
#define FTM_FMS_FAULTF1_MASK (0x2U)
#define FTM_FMS_FAULTF1_SHIFT (1U)
#define FTM_FMS_FAULTF1_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FMS_FAULTF1_SHIFT)) & FTM_FMS_FAULTF1_MASK)
#define FTM_FMS_FAULTF1 FTM_FMS_FAULTF1_MASK
#define FTM_FMS_FAULTF2_MASK (0x4U)
#define FTM_FMS_FAULTF2_SHIFT (2U)
#define FTM_FMS_FAULTF2_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FMS_FAULTF2_SHIFT)) & FTM_FMS_FAULTF2_MASK)
#define FTM_FMS_FAULTF2 FTM_FMS_FAULTF2_MASK
#define FTM_FMS_FAULTF3_MASK (0x8U)
#define FTM_FMS_FAULTF3_SHIFT (3U)
#define FTM_FMS_FAULTF3_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FMS_FAULTF3_SHIFT)) & FTM_FMS_FAULTF3_MASK)
#define FTM_FMS_FAULTF3 FTM_FMS_FAULTF3_MASK
#define FTM_FMS_FAULTIN_MASK (0x20U)
#define FTM_FMS_FAULTIN_SHIFT (5U)
#define FTM_FMS_FAULTIN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FMS_FAULTIN_SHIFT)) & FTM_FMS_FAULTIN_MASK)
#define FTM_FMS_FAULTIN FTM_FMS_FAULTIN_MASK
#define FTM_FMS_WPEN_MASK (0x40U)
#define FTM_FMS_WPEN_SHIFT (6U)
#define FTM_FMS_WPEN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FMS_WPEN_SHIFT)) & FTM_FMS_WPEN_MASK)
#define FTM_FMS_WPEN FTM_FMS_WPEN_MASK
#define FTM_FMS_FAULTF_MASK (0x80U)
#define FTM_FMS_FAULTF_SHIFT (7U)
#define FTM_FMS_FAULTF_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FMS_FAULTF_SHIFT)) & FTM_FMS_FAULTF_MASK)
#define FTM_FMS_FAULTF FTM_FMS_FAULTF_MASK
/*! @name FILTER - Input Capture Filter Control */
#define FTM_FILTER_CH0FVAL_MASK (0xFU)
#define FTM_FILTER_CH0FVAL_SHIFT (0U)
#define FTM_FILTER_CH0FVAL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FILTER_CH0FVAL_SHIFT)) & FTM_FILTER_CH0FVAL_MASK)
#define FTM_FILTER_CH0FVAL FTM_FILTER_CH0FVAL_MASK
#define FTM_FILTER_CH1FVAL_MASK (0xF0U)
#define FTM_FILTER_CH1FVAL_SHIFT (4U)
#define FTM_FILTER_CH1FVAL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FILTER_CH1FVAL_SHIFT)) & FTM_FILTER_CH1FVAL_MASK)
#define FTM_FILTER_CH1FVAL FTM_FILTER_CH1FVAL_MASK
#define FTM_FILTER_CH2FVAL_MASK (0xF00U)
#define FTM_FILTER_CH2FVAL_SHIFT (8U)
#define FTM_FILTER_CH2FVAL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FILTER_CH2FVAL_SHIFT)) & FTM_FILTER_CH2FVAL_MASK)
#define FTM_FILTER_CH2FVAL FTM_FILTER_CH2FVAL_MASK
#define FTM_FILTER_CH3FVAL_MASK (0xF000U)
#define FTM_FILTER_CH3FVAL_SHIFT (12U)
#define FTM_FILTER_CH3FVAL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FILTER_CH3FVAL_SHIFT)) & FTM_FILTER_CH3FVAL_MASK)
#define FTM_FILTER_CH3FVAL FTM_FILTER_CH3FVAL_MASK
/*! @name FLTCTRL - Fault Control */
#define FTM_FLTCTRL_FAULT0EN_MASK (0x1U)
#define FTM_FLTCTRL_FAULT0EN_SHIFT (0U)
#define FTM_FLTCTRL_FAULT0EN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTCTRL_FAULT0EN_SHIFT)) & FTM_FLTCTRL_FAULT0EN_MASK)
#define FTM_FLTCTRL_FAULT0EN FTM_FLTCTRL_FAULT0EN_MASK
#define FTM_FLTCTRL_FAULT1EN_MASK (0x2U)
#define FTM_FLTCTRL_FAULT1EN_SHIFT (1U)
#define FTM_FLTCTRL_FAULT1EN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTCTRL_FAULT1EN_SHIFT)) & FTM_FLTCTRL_FAULT1EN_MASK)
#define FTM_FLTCTRL_FAULT1EN FTM_FLTCTRL_FAULT1EN_MASK
#define FTM_FLTCTRL_FAULT2EN_MASK (0x4U)
#define FTM_FLTCTRL_FAULT2EN_SHIFT (2U)
#define FTM_FLTCTRL_FAULT2EN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTCTRL_FAULT2EN_SHIFT)) & FTM_FLTCTRL_FAULT2EN_MASK)
#define FTM_FLTCTRL_FAULT2EN FTM_FLTCTRL_FAULT2EN_MASK
#define FTM_FLTCTRL_FAULT3EN_MASK (0x8U)
#define FTM_FLTCTRL_FAULT3EN_SHIFT (3U)
#define FTM_FLTCTRL_FAULT3EN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTCTRL_FAULT3EN_SHIFT)) & FTM_FLTCTRL_FAULT3EN_MASK)
#define FTM_FLTCTRL_FAULT3EN FTM_FLTCTRL_FAULT3EN_MASK
#define FTM_FLTCTRL_FFLTR0EN_MASK (0x10U)
#define FTM_FLTCTRL_FFLTR0EN_SHIFT (4U)
#define FTM_FLTCTRL_FFLTR0EN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTCTRL_FFLTR0EN_SHIFT)) & FTM_FLTCTRL_FFLTR0EN_MASK)
#define FTM_FLTCTRL_FFLTR0EN FTM_FLTCTRL_FFLTR0EN_MASK
#define FTM_FLTCTRL_FFLTR1EN_MASK (0x20U)
#define FTM_FLTCTRL_FFLTR1EN_SHIFT (5U)
#define FTM_FLTCTRL_FFLTR1EN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTCTRL_FFLTR1EN_SHIFT)) & FTM_FLTCTRL_FFLTR1EN_MASK)
#define FTM_FLTCTRL_FFLTR1EN FTM_FLTCTRL_FFLTR1EN_MASK
#define FTM_FLTCTRL_FFLTR2EN_MASK (0x40U)
#define FTM_FLTCTRL_FFLTR2EN_SHIFT (6U)
#define FTM_FLTCTRL_FFLTR2EN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTCTRL_FFLTR2EN_SHIFT)) & FTM_FLTCTRL_FFLTR2EN_MASK)
#define FTM_FLTCTRL_FFLTR2EN FTM_FLTCTRL_FFLTR2EN_MASK
#define FTM_FLTCTRL_FFLTR3EN_MASK (0x80U)
#define FTM_FLTCTRL_FFLTR3EN_SHIFT (7U)
#define FTM_FLTCTRL_FFLTR3EN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTCTRL_FFLTR3EN_SHIFT)) & FTM_FLTCTRL_FFLTR3EN_MASK)
#define FTM_FLTCTRL_FFLTR3EN FTM_FLTCTRL_FFLTR3EN_MASK
#define FTM_FLTCTRL_FFVAL_MASK (0xF00U)
#define FTM_FLTCTRL_FFVAL_SHIFT (8U)
#define FTM_FLTCTRL_FFVAL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTCTRL_FFVAL_SHIFT)) & FTM_FLTCTRL_FFVAL_MASK)
#define FTM_FLTCTRL_FFVAL FTM_FLTCTRL_FFVAL_MASK
/*! @name QDCTRL - Quadrature Decoder Control And Status */
#define FTM_QDCTRL_QUADEN_MASK (0x1U)
#define FTM_QDCTRL_QUADEN_SHIFT (0U)
#define FTM_QDCTRL_QUADEN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_QDCTRL_QUADEN_SHIFT)) & FTM_QDCTRL_QUADEN_MASK)
#define FTM_QDCTRL_QUADEN FTM_QDCTRL_QUADEN_MASK
#define FTM_QDCTRL_TOFDIR_MASK (0x2U)
#define FTM_QDCTRL_TOFDIR_SHIFT (1U)
#define FTM_QDCTRL_TOFDIR_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_QDCTRL_TOFDIR_SHIFT)) & FTM_QDCTRL_TOFDIR_MASK)
#define FTM_QDCTRL_TOFDIR FTM_QDCTRL_TOFDIR_MASK
#define FTM_QDCTRL_QUADIR_MASK (0x4U)
#define FTM_QDCTRL_QUADIR_SHIFT (2U)
#define FTM_QDCTRL_QUADIR_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_QDCTRL_QUADIR_SHIFT)) & FTM_QDCTRL_QUADIR_MASK)
#define FTM_QDCTRL_QUADIR FTM_QDCTRL_QUADIR_MASK
#define FTM_QDCTRL_QUADMODE_MASK (0x8U)
#define FTM_QDCTRL_QUADMODE_SHIFT (3U)
#define FTM_QDCTRL_QUADMODE_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_QDCTRL_QUADMODE_SHIFT)) & FTM_QDCTRL_QUADMODE_MASK)
#define FTM_QDCTRL_QUADMODE FTM_QDCTRL_QUADMODE_MASK
#define FTM_QDCTRL_PHBPOL_MASK (0x10U)
#define FTM_QDCTRL_PHBPOL_SHIFT (4U)
#define FTM_QDCTRL_PHBPOL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_QDCTRL_PHBPOL_SHIFT)) & FTM_QDCTRL_PHBPOL_MASK)
#define FTM_QDCTRL_PHBPOL FTM_QDCTRL_PHBPOL_MASK
#define FTM_QDCTRL_PHAPOL_MASK (0x20U)
#define FTM_QDCTRL_PHAPOL_SHIFT (5U)
#define FTM_QDCTRL_PHAPOL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_QDCTRL_PHAPOL_SHIFT)) & FTM_QDCTRL_PHAPOL_MASK)
#define FTM_QDCTRL_PHAPOL FTM_QDCTRL_PHAPOL_MASK
#define FTM_QDCTRL_PHBFLTREN_MASK (0x40U)
#define FTM_QDCTRL_PHBFLTREN_SHIFT (6U)
#define FTM_QDCTRL_PHBFLTREN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_QDCTRL_PHBFLTREN_SHIFT)) & FTM_QDCTRL_PHBFLTREN_MASK)
#define FTM_QDCTRL_PHBFLTREN FTM_QDCTRL_PHBFLTREN_MASK
#define FTM_QDCTRL_PHAFLTREN_MASK (0x80U)
#define FTM_QDCTRL_PHAFLTREN_SHIFT (7U)
#define FTM_QDCTRL_PHAFLTREN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_QDCTRL_PHAFLTREN_SHIFT)) & FTM_QDCTRL_PHAFLTREN_MASK)
#define FTM_QDCTRL_PHAFLTREN FTM_QDCTRL_PHAFLTREN_MASK
/*! @name CONF - Configuration */
#define FTM_CONF_NUMTOF_MASK (0x1FU)
#define FTM_CONF_NUMTOF_SHIFT (0U)
#define FTM_CONF_NUMTOF_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_CONF_NUMTOF_SHIFT)) & FTM_CONF_NUMTOF_MASK)
#define FTM_CONF_NUMTOF FTM_CONF_NUMTOF_MASK
#define FTM_CONF_BDMMODE_MASK (0xC0U)
#define FTM_CONF_BDMMODE_SHIFT (6U)
#define FTM_CONF_BDMMODE_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_CONF_BDMMODE_SHIFT)) & FTM_CONF_BDMMODE_MASK)
#define FTM_CONF_BDMMODE FTM_CONF_BDMMODE_MASK
#define FTM_CONF_GTBEEN_MASK (0x200U)
#define FTM_CONF_GTBEEN_SHIFT (9U)
#define FTM_CONF_GTBEEN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_CONF_GTBEEN_SHIFT)) & FTM_CONF_GTBEEN_MASK)
#define FTM_CONF_GTBEEN FTM_CONF_GTBEEN_MASK
#define FTM_CONF_GTBEOUT_MASK (0x400U)
#define FTM_CONF_GTBEOUT_SHIFT (10U)
#define FTM_CONF_GTBEOUT_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_CONF_GTBEOUT_SHIFT)) & FTM_CONF_GTBEOUT_MASK)
#define FTM_CONF_GTBEOUT FTM_CONF_GTBEOUT_MASK
/*! @name FLTPOL - FTM Fault Input Polarity */
#define FTM_FLTPOL_FLT0POL_MASK (0x1U)
#define FTM_FLTPOL_FLT0POL_SHIFT (0U)
#define FTM_FLTPOL_FLT0POL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTPOL_FLT0POL_SHIFT)) & FTM_FLTPOL_FLT0POL_MASK)
#define FTM_FLTPOL_FLT0POL FTM_FLTPOL_FLT0POL_MASK
#define FTM_FLTPOL_FLT1POL_MASK (0x2U)
#define FTM_FLTPOL_FLT1POL_SHIFT (1U)
#define FTM_FLTPOL_FLT1POL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTPOL_FLT1POL_SHIFT)) & FTM_FLTPOL_FLT1POL_MASK)
#define FTM_FLTPOL_FLT1POL FTM_FLTPOL_FLT1POL_MASK
#define FTM_FLTPOL_FLT2POL_MASK (0x4U)
#define FTM_FLTPOL_FLT2POL_SHIFT (2U)
#define FTM_FLTPOL_FLT2POL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTPOL_FLT2POL_SHIFT)) & FTM_FLTPOL_FLT2POL_MASK)
#define FTM_FLTPOL_FLT2POL FTM_FLTPOL_FLT2POL_MASK
#define FTM_FLTPOL_FLT3POL_MASK (0x8U)
#define FTM_FLTPOL_FLT3POL_SHIFT (3U)
#define FTM_FLTPOL_FLT3POL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_FLTPOL_FLT3POL_SHIFT)) & FTM_FLTPOL_FLT3POL_MASK)
#define FTM_FLTPOL_FLT3POL FTM_FLTPOL_FLT3POL_MASK
/*! @name SYNCONF - Synchronization Configuration */
#define FTM_SYNCONF_HWTRIGMODE_MASK (0x1U)
#define FTM_SYNCONF_HWTRIGMODE_SHIFT (0U)
#define FTM_SYNCONF_HWTRIGMODE_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_HWTRIGMODE_SHIFT)) & FTM_SYNCONF_HWTRIGMODE_MASK)
#define FTM_SYNCONF_HWTRIGMODE FTM_SYNCONF_HWTRIGMODE_MASK
#define FTM_SYNCONF_CNTINC_MASK (0x4U)
#define FTM_SYNCONF_CNTINC_SHIFT (2U)
#define FTM_SYNCONF_CNTINC_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_CNTINC_SHIFT)) & FTM_SYNCONF_CNTINC_MASK)
#define FTM_SYNCONF_CNTINC FTM_SYNCONF_CNTINC_MASK
#define FTM_SYNCONF_INVC_MASK (0x10U)
#define FTM_SYNCONF_INVC_SHIFT (4U)
#define FTM_SYNCONF_INVC_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_INVC_SHIFT)) & FTM_SYNCONF_INVC_MASK)
#define FTM_SYNCONF_INVC FTM_SYNCONF_INVC_MASK
#define FTM_SYNCONF_SWOC_MASK (0x20U)
#define FTM_SYNCONF_SWOC_SHIFT (5U)
#define FTM_SYNCONF_SWOC_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_SWOC_SHIFT)) & FTM_SYNCONF_SWOC_MASK)
#define FTM_SYNCONF_SWOC FTM_SYNCONF_SWOC_MASK
#define FTM_SYNCONF_SYNCMODE_MASK (0x80U)
#define FTM_SYNCONF_SYNCMODE_SHIFT (7U)
#define FTM_SYNCONF_SYNCMODE_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_SYNCMODE_SHIFT)) & FTM_SYNCONF_SYNCMODE_MASK)
#define FTM_SYNCONF_SYNCMODE FTM_SYNCONF_SYNCMODE_MASK
#define FTM_SYNCONF_SWRSTCNT_MASK (0x100U)
#define FTM_SYNCONF_SWRSTCNT_SHIFT (8U)
#define FTM_SYNCONF_SWRSTCNT_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_SWRSTCNT_SHIFT)) & FTM_SYNCONF_SWRSTCNT_MASK)
#define FTM_SYNCONF_SWRSTCNT FTM_SYNCONF_SWRSTCNT_MASK
#define FTM_SYNCONF_SWWRBUF_MASK (0x200U)
#define FTM_SYNCONF_SWWRBUF_SHIFT (9U)
#define FTM_SYNCONF_SWWRBUF_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_SWWRBUF_SHIFT)) & FTM_SYNCONF_SWWRBUF_MASK)
#define FTM_SYNCONF_SWWRBUF FTM_SYNCONF_SWWRBUF_MASK
#define FTM_SYNCONF_SWOM_MASK (0x400U)
#define FTM_SYNCONF_SWOM_SHIFT (10U)
#define FTM_SYNCONF_SWOM_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_SWOM_SHIFT)) & FTM_SYNCONF_SWOM_MASK)
#define FTM_SYNCONF_SWOM FTM_SYNCONF_SWOM_MASK
#define FTM_SYNCONF_SWINVC_MASK (0x800U)
#define FTM_SYNCONF_SWINVC_SHIFT (11U)
#define FTM_SYNCONF_SWINVC_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_SWINVC_SHIFT)) & FTM_SYNCONF_SWINVC_MASK)
#define FTM_SYNCONF_SWINVC FTM_SYNCONF_SWINVC_MASK
#define FTM_SYNCONF_SWSOC_MASK (0x1000U)
#define FTM_SYNCONF_SWSOC_SHIFT (12U)
#define FTM_SYNCONF_SWSOC_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_SWSOC_SHIFT)) & FTM_SYNCONF_SWSOC_MASK)
#define FTM_SYNCONF_SWSOC FTM_SYNCONF_SWSOC_MASK
#define FTM_SYNCONF_HWRSTCNT_MASK (0x10000U)
#define FTM_SYNCONF_HWRSTCNT_SHIFT (16U)
#define FTM_SYNCONF_HWRSTCNT_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_HWRSTCNT_SHIFT)) & FTM_SYNCONF_HWRSTCNT_MASK)
#define FTM_SYNCONF_HWRSTCNT FTM_SYNCONF_HWRSTCNT_MASK
#define FTM_SYNCONF_HWWRBUF_MASK (0x20000U)
#define FTM_SYNCONF_HWWRBUF_SHIFT (17U)
#define FTM_SYNCONF_HWWRBUF_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_HWWRBUF_SHIFT)) & FTM_SYNCONF_HWWRBUF_MASK)
#define FTM_SYNCONF_HWWRBUF FTM_SYNCONF_HWWRBUF_MASK
#define FTM_SYNCONF_HWOM_MASK (0x40000U)
#define FTM_SYNCONF_HWOM_SHIFT (18U)
#define FTM_SYNCONF_HWOM_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_HWOM_SHIFT)) & FTM_SYNCONF_HWOM_MASK)
#define FTM_SYNCONF_HWOM FTM_SYNCONF_HWOM_MASK
#define FTM_SYNCONF_HWINVC_MASK (0x80000U)
#define FTM_SYNCONF_HWINVC_SHIFT (19U)
#define FTM_SYNCONF_HWINVC_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_HWINVC_SHIFT)) & FTM_SYNCONF_HWINVC_MASK)
#define FTM_SYNCONF_HWINVC FTM_SYNCONF_HWINVC_MASK
#define FTM_SYNCONF_HWSOC_MASK (0x100000U)
#define FTM_SYNCONF_HWSOC_SHIFT (20U)
#define FTM_SYNCONF_HWSOC_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SYNCONF_HWSOC_SHIFT)) & FTM_SYNCONF_HWSOC_MASK)
#define FTM_SYNCONF_HWSOC FTM_SYNCONF_HWSOC_MASK
/*! @name INVCTRL - FTM Inverting Control */
#define FTM_INVCTRL_INV0EN_MASK (0x1U)
#define FTM_INVCTRL_INV0EN_SHIFT (0U)
#define FTM_INVCTRL_INV0EN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_INVCTRL_INV0EN_SHIFT)) & FTM_INVCTRL_INV0EN_MASK)
#define FTM_INVCTRL_INV0EN FTM_INVCTRL_INV0EN_MASK
#define FTM_INVCTRL_INV1EN_MASK (0x2U)
#define FTM_INVCTRL_INV1EN_SHIFT (1U)
#define FTM_INVCTRL_INV1EN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_INVCTRL_INV1EN_SHIFT)) & FTM_INVCTRL_INV1EN_MASK)
#define FTM_INVCTRL_INV1EN FTM_INVCTRL_INV1EN_MASK
#define FTM_INVCTRL_INV2EN_MASK (0x4U)
#define FTM_INVCTRL_INV2EN_SHIFT (2U)
#define FTM_INVCTRL_INV2EN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_INVCTRL_INV2EN_SHIFT)) & FTM_INVCTRL_INV2EN_MASK)
#define FTM_INVCTRL_INV2EN FTM_INVCTRL_INV2EN_MASK
#define FTM_INVCTRL_INV3EN_MASK (0x8U)
#define FTM_INVCTRL_INV3EN_SHIFT (3U)
#define FTM_INVCTRL_INV3EN_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_INVCTRL_INV3EN_SHIFT)) & FTM_INVCTRL_INV3EN_MASK)
#define FTM_INVCTRL_INV3EN FTM_INVCTRL_INV3EN_MASK
/*! @name SWOCTRL - FTM Software Output Control */
#define FTM_SWOCTRL_CH0OC_MASK (0x1U)
#define FTM_SWOCTRL_CH0OC_SHIFT (0U)
#define FTM_SWOCTRL_CH0OC_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH0OC_SHIFT)) & FTM_SWOCTRL_CH0OC_MASK)
#define FTM_SWOCTRL_CH0OC FTM_SWOCTRL_CH0OC_MASK
#define FTM_SWOCTRL_CH1OC_MASK (0x2U)
#define FTM_SWOCTRL_CH1OC_SHIFT (1U)
#define FTM_SWOCTRL_CH1OC_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH1OC_SHIFT)) & FTM_SWOCTRL_CH1OC_MASK)
#define FTM_SWOCTRL_CH1OC FTM_SWOCTRL_CH1OC_MASK
#define FTM_SWOCTRL_CH2OC_MASK (0x4U)
#define FTM_SWOCTRL_CH2OC_SHIFT (2U)
#define FTM_SWOCTRL_CH2OC_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH2OC_SHIFT)) & FTM_SWOCTRL_CH2OC_MASK)
#define FTM_SWOCTRL_CH2OC FTM_SWOCTRL_CH2OC_MASK
#define FTM_SWOCTRL_CH3OC_MASK (0x8U)
#define FTM_SWOCTRL_CH3OC_SHIFT (3U)
#define FTM_SWOCTRL_CH3OC_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH3OC_SHIFT)) & FTM_SWOCTRL_CH3OC_MASK)
#define FTM_SWOCTRL_CH3OC FTM_SWOCTRL_CH3OC_MASK
#define FTM_SWOCTRL_CH4OC_MASK (0x10U)
#define FTM_SWOCTRL_CH4OC_SHIFT (4U)
#define FTM_SWOCTRL_CH4OC_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH4OC_SHIFT)) & FTM_SWOCTRL_CH4OC_MASK)
#define FTM_SWOCTRL_CH4OC FTM_SWOCTRL_CH4OC_MASK
#define FTM_SWOCTRL_CH5OC_MASK (0x20U)
#define FTM_SWOCTRL_CH5OC_SHIFT (5U)
#define FTM_SWOCTRL_CH5OC_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH5OC_SHIFT)) & FTM_SWOCTRL_CH5OC_MASK)
#define FTM_SWOCTRL_CH5OC FTM_SWOCTRL_CH5OC_MASK
#define FTM_SWOCTRL_CH6OC_MASK (0x40U)
#define FTM_SWOCTRL_CH6OC_SHIFT (6U)
#define FTM_SWOCTRL_CH6OC_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH6OC_SHIFT)) & FTM_SWOCTRL_CH6OC_MASK)
#define FTM_SWOCTRL_CH6OC FTM_SWOCTRL_CH6OC_MASK
#define FTM_SWOCTRL_CH7OC_MASK (0x80U)
#define FTM_SWOCTRL_CH7OC_SHIFT (7U)
#define FTM_SWOCTRL_CH7OC_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH7OC_SHIFT)) & FTM_SWOCTRL_CH7OC_MASK)
#define FTM_SWOCTRL_CH7OC FTM_SWOCTRL_CH7OC_MASK
#define FTM_SWOCTRL_CH0OCV_MASK (0x100U)
#define FTM_SWOCTRL_CH0OCV_SHIFT (8U)
#define FTM_SWOCTRL_CH0OCV_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH0OCV_SHIFT)) & FTM_SWOCTRL_CH0OCV_MASK)
#define FTM_SWOCTRL_CH0OCV FTM_SWOCTRL_CH0OCV_MASK
#define FTM_SWOCTRL_CH1OCV_MASK (0x200U)
#define FTM_SWOCTRL_CH1OCV_SHIFT (9U)
#define FTM_SWOCTRL_CH1OCV_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH1OCV_SHIFT)) & FTM_SWOCTRL_CH1OCV_MASK)
#define FTM_SWOCTRL_CH1OCV FTM_SWOCTRL_CH1OCV_MASK
#define FTM_SWOCTRL_CH2OCV_MASK (0x400U)
#define FTM_SWOCTRL_CH2OCV_SHIFT (10U)
#define FTM_SWOCTRL_CH2OCV_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH2OCV_SHIFT)) & FTM_SWOCTRL_CH2OCV_MASK)
#define FTM_SWOCTRL_CH2OCV FTM_SWOCTRL_CH2OCV_MASK
#define FTM_SWOCTRL_CH3OCV_MASK (0x800U)
#define FTM_SWOCTRL_CH3OCV_SHIFT (11U)
#define FTM_SWOCTRL_CH3OCV_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH3OCV_SHIFT)) & FTM_SWOCTRL_CH3OCV_MASK)
#define FTM_SWOCTRL_CH3OCV FTM_SWOCTRL_CH3OCV_MASK
#define FTM_SWOCTRL_CH4OCV_MASK (0x1000U)
#define FTM_SWOCTRL_CH4OCV_SHIFT (12U)
#define FTM_SWOCTRL_CH4OCV_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH4OCV_SHIFT)) & FTM_SWOCTRL_CH4OCV_MASK)
#define FTM_SWOCTRL_CH4OCV FTM_SWOCTRL_CH4OCV_MASK
#define FTM_SWOCTRL_CH5OCV_MASK (0x2000U)
#define FTM_SWOCTRL_CH5OCV_SHIFT (13U)
#define FTM_SWOCTRL_CH5OCV_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH5OCV_SHIFT)) & FTM_SWOCTRL_CH5OCV_MASK)
#define FTM_SWOCTRL_CH5OCV FTM_SWOCTRL_CH5OCV_MASK
#define FTM_SWOCTRL_CH6OCV_MASK (0x4000U)
#define FTM_SWOCTRL_CH6OCV_SHIFT (14U)
#define FTM_SWOCTRL_CH6OCV_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH6OCV_SHIFT)) & FTM_SWOCTRL_CH6OCV_MASK)
#define FTM_SWOCTRL_CH6OCV FTM_SWOCTRL_CH6OCV_MASK
#define FTM_SWOCTRL_CH7OCV_MASK (0x8000U)
#define FTM_SWOCTRL_CH7OCV_SHIFT (15U)
#define FTM_SWOCTRL_CH7OCV_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_SWOCTRL_CH7OCV_SHIFT)) & FTM_SWOCTRL_CH7OCV_MASK)
#define FTM_SWOCTRL_CH7OCV FTM_SWOCTRL_CH7OCV_MASK
/*! @name PWMLOAD - FTM PWM Load */
#define FTM_PWMLOAD_CH0SEL_MASK (0x1U)
#define FTM_PWMLOAD_CH0SEL_SHIFT (0U)
#define FTM_PWMLOAD_CH0SEL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_PWMLOAD_CH0SEL_SHIFT)) & FTM_PWMLOAD_CH0SEL_MASK)
#define FTM_PWMLOAD_CH0SEL FTM_PWMLOAD_CH0SEL_MASK
#define FTM_PWMLOAD_CH1SEL_MASK (0x2U)
#define FTM_PWMLOAD_CH1SEL_SHIFT (1U)
#define FTM_PWMLOAD_CH1SEL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_PWMLOAD_CH1SEL_SHIFT)) & FTM_PWMLOAD_CH1SEL_MASK)
#define FTM_PWMLOAD_CH1SEL FTM_PWMLOAD_CH1SEL_MASK
#define FTM_PWMLOAD_CH2SEL_MASK (0x4U)
#define FTM_PWMLOAD_CH2SEL_SHIFT (2U)
#define FTM_PWMLOAD_CH2SEL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_PWMLOAD_CH2SEL_SHIFT)) & FTM_PWMLOAD_CH2SEL_MASK)
#define FTM_PWMLOAD_CH2SEL FTM_PWMLOAD_CH2SEL_MASK
#define FTM_PWMLOAD_CH3SEL_MASK (0x8U)
#define FTM_PWMLOAD_CH3SEL_SHIFT (3U)
#define FTM_PWMLOAD_CH3SEL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_PWMLOAD_CH3SEL_SHIFT)) & FTM_PWMLOAD_CH3SEL_MASK)
#define FTM_PWMLOAD_CH3SEL FTM_PWMLOAD_CH3SEL_MASK
#define FTM_PWMLOAD_CH4SEL_MASK (0x10U)
#define FTM_PWMLOAD_CH4SEL_SHIFT (4U)
#define FTM_PWMLOAD_CH4SEL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_PWMLOAD_CH4SEL_SHIFT)) & FTM_PWMLOAD_CH4SEL_MASK)
#define FTM_PWMLOAD_CH4SEL FTM_PWMLOAD_CH4SEL_MASK
#define FTM_PWMLOAD_CH5SEL_MASK (0x20U)
#define FTM_PWMLOAD_CH5SEL_SHIFT (5U)
#define FTM_PWMLOAD_CH5SEL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_PWMLOAD_CH5SEL_SHIFT)) & FTM_PWMLOAD_CH5SEL_MASK)
#define FTM_PWMLOAD_CH5SEL FTM_PWMLOAD_CH5SEL_MASK
#define FTM_PWMLOAD_CH6SEL_MASK (0x40U)
#define FTM_PWMLOAD_CH6SEL_SHIFT (6U)
#define FTM_PWMLOAD_CH6SEL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_PWMLOAD_CH6SEL_SHIFT)) & FTM_PWMLOAD_CH6SEL_MASK)
#define FTM_PWMLOAD_CH6SEL FTM_PWMLOAD_CH6SEL_MASK
#define FTM_PWMLOAD_CH7SEL_MASK (0x80U)
#define FTM_PWMLOAD_CH7SEL_SHIFT (7U)
#define FTM_PWMLOAD_CH7SEL_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_PWMLOAD_CH7SEL_SHIFT)) & FTM_PWMLOAD_CH7SEL_MASK)
#define FTM_PWMLOAD_CH7SEL FTM_PWMLOAD_CH7SEL_MASK
#define FTM_PWMLOAD_LDOK_MASK (0x200U)
#define FTM_PWMLOAD_LDOK_SHIFT (9U)
#define FTM_PWMLOAD_LDOK_SET(x) (((uint32_t)(((uint32_t)(x)) << FTM_PWMLOAD_LDOK_SHIFT)) & FTM_PWMLOAD_LDOK_MASK)
#define FTM_PWMLOAD_LDOK FTM_PWMLOAD_LDOK_MASK
/*!
* @}
*/ /* end of group FTM_Register_Masks */
/* FTM - Peripheral instance base addresses */
/** Peripheral FTM0 base address */
#define FTM0_BASE (0x40038000u)
/** Peripheral FTM0 base pointer */
#define FTM0 ((FTM_TypeDef *)FTM0_BASE)
/** Peripheral FTM1 base address */
#define FTM1_BASE (0x40039000u)
/** Peripheral FTM1 base pointer */
#define FTM1 ((FTM_TypeDef *)FTM1_BASE)
/** Peripheral FTM2 base address */
#define FTM2_BASE (0x4003A000u)
/** Peripheral FTM2 base pointer */
#define FTM2 ((FTM_TypeDef *)FTM2_BASE)
/** Peripheral FTM3 base address */
#define FTM3_BASE (0x400B9000u)
/** Peripheral FTM3 base pointer */
#define FTM3 ((FTM_TypeDef *)FTM3_BASE)
/** Array initializer of FTM peripheral base addresses */
#define FTM_BASE_ADDRS { FTM0_BASE, FTM1_BASE, FTM2_BASE, FTM3_BASE }
/** Array initializer of FTM peripheral base pointers */
#define FTM_BASE_PTRS { FTM0, FTM1, FTM2, FTM3 }
/** Interrupt vectors for the FTM peripheral type */
#define FTM_IRQS { FTM0_IRQn, FTM1_IRQn, FTM2_IRQn, FTM3_IRQn }
/*!
* @}
*/ /* end of group FTM_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- GPIO Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup GPIO_Peripheral_Access_Layer GPIO Peripheral Access Layer
* @{
*/
/** GPIO - Register Layout Typedef */
typedef struct {
__IO uint32_t PDOR; /**< Port Data Output Register, offset: 0x0 */
__O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */
__O uint32_t PCOR; /**< Port Clear Output Register, offset: 0x8 */
__O uint32_t PTOR; /**< Port Toggle Output Register, offset: 0xC */
__I uint32_t PDIR; /**< Port Data Input Register, offset: 0x10 */
__IO uint32_t PDDR; /**< Port Data Direction Register, offset: 0x14 */
} GPIO_TypeDef;
/* ----------------------------------------------------------------------------
-- GPIO Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup GPIO_Register_Masks GPIO Register Masks
* @{
*/
/*! @name PDOR - Port Data Output Register */
#define GPIO_PDOR_PDO_MASK (0xFFFFFFFFU)
#define GPIO_PDOR_PDO_SHIFT (0U)
#define GPIO_PDOR_PDO_SET(x) (((uint32_t)(((uint32_t)(x)) << GPIO_PDOR_PDO_SHIFT)) & GPIO_PDOR_PDO_MASK)
#define GPIO_PDOR_PDO GPIO_PDOR_PDO_MASK
/*! @name PSOR - Port Set Output Register */
#define GPIO_PSOR_PTSO_MASK (0xFFFFFFFFU)
#define GPIO_PSOR_PTSO_SHIFT (0U)
#define GPIO_PSOR_PTSO_SET(x) (((uint32_t)(((uint32_t)(x)) << GPIO_PSOR_PTSO_SHIFT)) & GPIO_PSOR_PTSO_MASK)
#define GPIO_PSOR_PTSO GPIO_PSOR_PTSO_MASK
/*! @name PCOR - Port Clear Output Register */
#define GPIO_PCOR_PTCO_MASK (0xFFFFFFFFU)
#define GPIO_PCOR_PTCO_SHIFT (0U)
#define GPIO_PCOR_PTCO_SET(x) (((uint32_t)(((uint32_t)(x)) << GPIO_PCOR_PTCO_SHIFT)) & GPIO_PCOR_PTCO_MASK)
#define GPIO_PCOR_PTCO GPIO_PCOR_PTCO_MASK
/*! @name PTOR - Port Toggle Output Register */
#define GPIO_PTOR_PTTO_MASK (0xFFFFFFFFU)
#define GPIO_PTOR_PTTO_SHIFT (0U)
#define GPIO_PTOR_PTTO_SET(x) (((uint32_t)(((uint32_t)(x)) << GPIO_PTOR_PTTO_SHIFT)) & GPIO_PTOR_PTTO_MASK)
#define GPIO_PTOR_PTTO GPIO_PTOR_PTTO_MASK
/*! @name PDIR - Port Data Input Register */
#define GPIO_PDIR_PDI_MASK (0xFFFFFFFFU)
#define GPIO_PDIR_PDI_SHIFT (0U)
#define GPIO_PDIR_PDI_SET(x) (((uint32_t)(((uint32_t)(x)) << GPIO_PDIR_PDI_SHIFT)) & GPIO_PDIR_PDI_MASK)
#define GPIO_PDIR_PDI GPIO_PDIR_PDI_MASK
/*! @name PDDR - Port Data Direction Register */
#define GPIO_PDDR_PDD_MASK (0xFFFFFFFFU)
#define GPIO_PDDR_PDD_SHIFT (0U)
#define GPIO_PDDR_PDD_SET(x) (((uint32_t)(((uint32_t)(x)) << GPIO_PDDR_PDD_SHIFT)) & GPIO_PDDR_PDD_MASK)
#define GPIO_PDDR_PDD GPIO_PDDR_PDD_MASK
/*!
* @}
*/ /* end of group GPIO_Register_Masks */
/* GPIO - Peripheral instance base addresses */
/** Peripheral GPIOA base address */
#define GPIOA_BASE (0x400FF000u)
/** Peripheral GPIOA base pointer */
#define GPIOA ((GPIO_TypeDef *)GPIOA_BASE)
/** Peripheral GPIOB base address */
#define GPIOB_BASE (0x400FF040u)
/** Peripheral GPIOB base pointer */
#define GPIOB ((GPIO_TypeDef *)GPIOB_BASE)
/** Peripheral GPIOC base address */
#define GPIOC_BASE (0x400FF080u)
/** Peripheral GPIOC base pointer */
#define GPIOC ((GPIO_TypeDef *)GPIOC_BASE)
/** Peripheral GPIOD base address */
#define GPIOD_BASE (0x400FF0C0u)
/** Peripheral GPIOD base pointer */
#define GPIOD ((GPIO_TypeDef *)GPIOD_BASE)
/** Peripheral GPIOE base address */
#define GPIOE_BASE (0x400FF100u)
/** Peripheral GPIOE base pointer */
#define GPIOE ((GPIO_TypeDef *)GPIOE_BASE)
/** Array initializer of GPIO peripheral base addresses */
#define GPIO_BASE_ADDRS { GPIOA_BASE, GPIOB_BASE, GPIOC_BASE, GPIOD_BASE, GPIOE_BASE }
/** Array initializer of GPIO peripheral base pointers */
#define GPIO_BASE_PTRS { GPIOA, GPIOB, GPIOC, GPIOD, GPIOE }
/*!
* @}
*/ /* end of group GPIO_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- I2C Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup I2Cx_Peripheral_Access_Layer I2C Peripheral Access Layer
* @{
*/
/** I2C - Register Layout Typedef */
typedef struct {
__IO uint8_t A1; /**< I2C Address Register 1, offset: 0x0 */
__IO uint8_t F; /**< I2C Frequency Divider register, offset: 0x1 */
__IO uint8_t C1; /**< I2C Control Register 1, offset: 0x2 */
__IO uint8_t S; /**< I2C Status register, offset: 0x3 */
__IO uint8_t D; /**< I2C Data I/O register, offset: 0x4 */
__IO uint8_t C2; /**< I2C Control Register 2, offset: 0x5 */
__IO uint8_t FLT; /**< I2C Programmable Input Glitch Filter Register, offset: 0x6 */
__IO uint8_t RA; /**< I2C Range Address register, offset: 0x7 */
__IO uint8_t SMB; /**< I2C SMBus Control and Status register, offset: 0x8 */
__IO uint8_t A2; /**< I2C Address Register 2, offset: 0x9 */
__IO uint8_t SLTH; /**< I2C SCL Low Timeout Register High, offset: 0xA */
__IO uint8_t SLTL; /**< I2C SCL Low Timeout Register Low, offset: 0xB */
} I2C_TypeDef;
/* ----------------------------------------------------------------------------
-- I2C Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup I2Cx_Register_Masks I2C Register Masks
* @{
*/
/*! @name A1 - I2C Address Register 1 */
#define I2Cx_A1_AD_MASK (0xFEU)
#define I2Cx_A1_AD_SHIFT (1U)
#define I2Cx_A1_AD_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_A1_AD_SHIFT)) & I2Cx_A1_AD_MASK)
#define I2Cx_A1_AD I2Cx_A1_AD_MASK
/*! @name F - I2C Frequency Divider register */
#define I2Cx_F_ICR_MASK (0x3FU)
#define I2Cx_F_ICR_SHIFT (0U)
#define I2Cx_F_ICR_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_F_ICR_SHIFT)) & I2Cx_F_ICR_MASK)
#define I2Cx_F_ICR I2Cx_F_ICR_MASK
#define I2Cx_F_MULT_MASK (0xC0U)
#define I2Cx_F_MULT_SHIFT (6U)
#define I2Cx_F_MULT_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_F_MULT_SHIFT)) & I2Cx_F_MULT_MASK)
#define I2Cx_F_MULT I2Cx_F_MULT_MASK
/*! @name C1 - I2C Control Register 1 */
#define I2Cx_C1_DMAEN_MASK (0x1U)
#define I2Cx_C1_DMAEN_SHIFT (0U)
#define I2Cx_C1_DMAEN_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_C1_DMAEN_SHIFT)) & I2Cx_C1_DMAEN_MASK)
#define I2Cx_C1_DMAEN I2Cx_C1_DMAEN_MASK
#define I2Cx_C1_WUEN_MASK (0x2U)
#define I2Cx_C1_WUEN_SHIFT (1U)
#define I2Cx_C1_WUEN_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_C1_WUEN_SHIFT)) & I2Cx_C1_WUEN_MASK)
#define I2Cx_C1_WUEN I2Cx_C1_WUEN_MASK
#define I2Cx_C1_RSTA_MASK (0x4U)
#define I2Cx_C1_RSTA_SHIFT (2U)
#define I2Cx_C1_RSTA_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_C1_RSTA_SHIFT)) & I2Cx_C1_RSTA_MASK)
#define I2Cx_C1_RSTA I2Cx_C1_RSTA_MASK
#define I2Cx_C1_TXAK_MASK (0x8U)
#define I2Cx_C1_TXAK_SHIFT (3U)
#define I2Cx_C1_TXAK_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_C1_TXAK_SHIFT)) & I2Cx_C1_TXAK_MASK)
#define I2Cx_C1_TXAK I2Cx_C1_TXAK_MASK
#define I2Cx_C1_TX_MASK (0x10U)
#define I2Cx_C1_TX_SHIFT (4U)
#define I2Cx_C1_TX_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_C1_TX_SHIFT)) & I2Cx_C1_TX_MASK)
#define I2Cx_C1_TX I2Cx_C1_TX_MASK
#define I2Cx_C1_MST_MASK (0x20U)
#define I2Cx_C1_MST_SHIFT (5U)
#define I2Cx_C1_MST_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_C1_MST_SHIFT)) & I2Cx_C1_MST_MASK)
#define I2Cx_C1_MST I2Cx_C1_MST_MASK
#define I2Cx_C1_IICIE_MASK (0x40U)
#define I2Cx_C1_IICIE_SHIFT (6U)
#define I2Cx_C1_IICIE_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_C1_IICIE_SHIFT)) & I2Cx_C1_IICIE_MASK)
#define I2Cx_C1_IICIE I2Cx_C1_IICIE_MASK
#define I2Cx_C1_IICEN_MASK (0x80U)
#define I2Cx_C1_IICEN_SHIFT (7U)
#define I2Cx_C1_IICEN_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_C1_IICEN_SHIFT)) & I2Cx_C1_IICEN_MASK)
#define I2Cx_C1_IICEN I2Cx_C1_IICEN_MASK
/*! @name S - I2C Status register */
#define I2Cx_S_RXAK_MASK (0x1U)
#define I2Cx_S_RXAK_SHIFT (0U)
#define I2Cx_S_RXAK_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_S_RXAK_SHIFT)) & I2Cx_S_RXAK_MASK)
#define I2Cx_S_RXAK I2Cx_S_RXAK_MASK
#define I2Cx_S_IICIF_MASK (0x2U)
#define I2Cx_S_IICIF_SHIFT (1U)
#define I2Cx_S_IICIF_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_S_IICIF_SHIFT)) & I2Cx_S_IICIF_MASK)
#define I2Cx_S_IICIF I2Cx_S_IICIF_MASK
#define I2Cx_S_SRW_MASK (0x4U)
#define I2Cx_S_SRW_SHIFT (2U)
#define I2Cx_S_SRW_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_S_SRW_SHIFT)) & I2Cx_S_SRW_MASK)
#define I2Cx_S_SRW I2Cx_S_SRW_MASK
#define I2Cx_S_RAM_MASK (0x8U)
#define I2Cx_S_RAM_SHIFT (3U)
#define I2Cx_S_RAM_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_S_RAM_SHIFT)) & I2Cx_S_RAM_MASK)
#define I2Cx_S_RAM I2Cx_S_RAM_MASK
#define I2Cx_S_ARBL_MASK (0x10U)
#define I2Cx_S_ARBL_SHIFT (4U)
#define I2Cx_S_ARBL_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_S_ARBL_SHIFT)) & I2Cx_S_ARBL_MASK)
#define I2Cx_S_ARBL I2Cx_S_ARBL_MASK
#define I2Cx_S_BUSY_MASK (0x20U)
#define I2Cx_S_BUSY_SHIFT (5U)
#define I2Cx_S_BUSY_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_S_BUSY_SHIFT)) & I2Cx_S_BUSY_MASK)
#define I2Cx_S_BUSY I2Cx_S_BUSY_MASK
#define I2Cx_S_IAAS_MASK (0x40U)
#define I2Cx_S_IAAS_SHIFT (6U)
#define I2Cx_S_IAAS_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_S_IAAS_SHIFT)) & I2Cx_S_IAAS_MASK)
#define I2Cx_S_IAAS I2Cx_S_IAAS_MASK
#define I2Cx_S_TCF_MASK (0x80U)
#define I2Cx_S_TCF_SHIFT (7U)
#define I2Cx_S_TCF_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_S_TCF_SHIFT)) & I2Cx_S_TCF_MASK)
#define I2Cx_S_TCF I2Cx_S_TCF_MASK
/*! @name D - I2C Data I/O register */
#define I2Cx_D_DATA_MASK (0xFFU)
#define I2Cx_D_DATA_SHIFT (0U)
#define I2Cx_D_DATA_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_D_DATA_SHIFT)) & I2Cx_D_DATA_MASK)
#define I2Cx_D_DATA I2Cx_D_DATA_MASK
/*! @name C2 - I2C Control Register 2 */
#define I2Cx_C2_AD_MASK (0x7U)
#define I2Cx_C2_AD_SHIFT (0U)
#define I2Cx_C2_AD_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_C2_AD_SHIFT)) & I2Cx_C2_AD_MASK)
#define I2Cx_C2_AD I2Cx_C2_AD_MASK
#define I2Cx_C2_RMEN_MASK (0x8U)
#define I2Cx_C2_RMEN_SHIFT (3U)
#define I2Cx_C2_RMEN_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_C2_RMEN_SHIFT)) & I2Cx_C2_RMEN_MASK)
#define I2Cx_C2_RMEN I2Cx_C2_RMEN_MASK
#define I2Cx_C2_SBRC_MASK (0x10U)
#define I2Cx_C2_SBRC_SHIFT (4U)
#define I2Cx_C2_SBRC_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_C2_SBRC_SHIFT)) & I2Cx_C2_SBRC_MASK)
#define I2Cx_C2_SBRC I2Cx_C2_SBRC_MASK
#define I2Cx_C2_HDRS_MASK (0x20U)
#define I2Cx_C2_HDRS_SHIFT (5U)
#define I2Cx_C2_HDRS_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_C2_HDRS_SHIFT)) & I2Cx_C2_HDRS_MASK)
#define I2Cx_C2_HDRS I2Cx_C2_HDRS_MASK
#define I2Cx_C2_ADEXT_MASK (0x40U)
#define I2Cx_C2_ADEXT_SHIFT (6U)
#define I2Cx_C2_ADEXT_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_C2_ADEXT_SHIFT)) & I2Cx_C2_ADEXT_MASK)
#define I2Cx_C2_ADEXT I2Cx_C2_ADEXT_MASK
#define I2Cx_C2_GCAEN_MASK (0x80U)
#define I2Cx_C2_GCAEN_SHIFT (7U)
#define I2Cx_C2_GCAEN_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_C2_GCAEN_SHIFT)) & I2Cx_C2_GCAEN_MASK)
#define I2Cx_C2_GCAEN I2Cx_C2_GCAEN_MASK
/*! @name FLT - I2C Programmable Input Glitch Filter Register */
#define I2Cx_FLT_FLT_MASK (0xFU)
#define I2Cx_FLT_FLT_SHIFT (0U)
#define I2Cx_FLT_FLT_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_FLT_FLT_SHIFT)) & I2Cx_FLT_FLT_MASK)
#define I2Cx_FLT_FLT I2Cx_FLT_FLT_MASK
#define I2Cx_FLT_STARTF_MASK (0x10U)
#define I2Cx_FLT_STARTF_SHIFT (4U)
#define I2Cx_FLT_STARTF_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_FLT_STARTF_SHIFT)) & I2Cx_FLT_STARTF_MASK)
#define I2Cx_FLT_STARTF I2Cx_FLT_STARTF_MASK
#define I2Cx_FLT_SSIE_MASK (0x20U)
#define I2Cx_FLT_SSIE_SHIFT (5U)
#define I2Cx_FLT_SSIE_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_FLT_SSIE_SHIFT)) & I2Cx_FLT_SSIE_MASK)
#define I2Cx_FLT_SSIE I2Cx_FLT_SSIE_MASK
#define I2Cx_FLT_STOPF_MASK (0x40U)
#define I2Cx_FLT_STOPF_SHIFT (6U)
#define I2Cx_FLT_STOPF_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_FLT_STOPF_SHIFT)) & I2Cx_FLT_STOPF_MASK)
#define I2Cx_FLT_STOPF I2Cx_FLT_STOPF_MASK
#define I2Cx_FLT_SHEN_MASK (0x80U)
#define I2Cx_FLT_SHEN_SHIFT (7U)
#define I2Cx_FLT_SHEN_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_FLT_SHEN_SHIFT)) & I2Cx_FLT_SHEN_MASK)
#define I2Cx_FLT_SHEN I2Cx_FLT_SHEN_MASK
/*! @name RA - I2C Range Address register */
#define I2Cx_RA_RAD_MASK (0xFEU)
#define I2Cx_RA_RAD_SHIFT (1U)
#define I2Cx_RA_RAD_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_RA_RAD_SHIFT)) & I2Cx_RA_RAD_MASK)
#define I2Cx_RA_RAD I2Cx_RA_RAD_MASK
/*! @name SMB - I2C SMBus Control and Status register */
#define I2Cx_SMB_SHTF2IE_MASK (0x1U)
#define I2Cx_SMB_SHTF2IE_SHIFT (0U)
#define I2Cx_SMB_SHTF2IE_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_SMB_SHTF2IE_SHIFT)) & I2Cx_SMB_SHTF2IE_MASK)
#define I2Cx_SMB_SHTF2IE I2Cx_SMB_SHTF2IE_MASK
#define I2Cx_SMB_SHTF2_MASK (0x2U)
#define I2Cx_SMB_SHTF2_SHIFT (1U)
#define I2Cx_SMB_SHTF2_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_SMB_SHTF2_SHIFT)) & I2Cx_SMB_SHTF2_MASK)
#define I2Cx_SMB_SHTF2 I2Cx_SMB_SHTF2_MASK
#define I2Cx_SMB_SHTF1_MASK (0x4U)
#define I2Cx_SMB_SHTF1_SHIFT (2U)
#define I2Cx_SMB_SHTF1_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_SMB_SHTF1_SHIFT)) & I2Cx_SMB_SHTF1_MASK)
#define I2Cx_SMB_SHTF1 I2Cx_SMB_SHTF1_MASK
#define I2Cx_SMB_SLTF_MASK (0x8U)
#define I2Cx_SMB_SLTF_SHIFT (3U)
#define I2Cx_SMB_SLTF_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_SMB_SLTF_SHIFT)) & I2Cx_SMB_SLTF_MASK)
#define I2Cx_SMB_SLTF I2Cx_SMB_SLTF_MASK
#define I2Cx_SMB_TCKSEL_MASK (0x10U)
#define I2Cx_SMB_TCKSEL_SHIFT (4U)
#define I2Cx_SMB_TCKSEL_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_SMB_TCKSEL_SHIFT)) & I2Cx_SMB_TCKSEL_MASK)
#define I2Cx_SMB_TCKSEL I2Cx_SMB_TCKSEL_MASK
#define I2Cx_SMB_SIICAEN_MASK (0x20U)
#define I2Cx_SMB_SIICAEN_SHIFT (5U)
#define I2Cx_SMB_SIICAEN_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_SMB_SIICAEN_SHIFT)) & I2Cx_SMB_SIICAEN_MASK)
#define I2Cx_SMB_SIICAEN I2Cx_SMB_SIICAEN_MASK
#define I2Cx_SMB_ALERTEN_MASK (0x40U)
#define I2Cx_SMB_ALERTEN_SHIFT (6U)
#define I2Cx_SMB_ALERTEN_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_SMB_ALERTEN_SHIFT)) & I2Cx_SMB_ALERTEN_MASK)
#define I2Cx_SMB_ALERTEN I2Cx_SMB_ALERTEN_MASK
#define I2Cx_SMB_FACK_MASK (0x80U)
#define I2Cx_SMB_FACK_SHIFT (7U)
#define I2Cx_SMB_FACK_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_SMB_FACK_SHIFT)) & I2Cx_SMB_FACK_MASK)
#define I2Cx_SMB_FACK I2Cx_SMB_FACK_MASK
/*! @name A2 - I2C Address Register 2 */
#define I2Cx_A2_SAD_MASK (0xFEU)
#define I2Cx_A2_SAD_SHIFT (1U)
#define I2Cx_A2_SAD_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_A2_SAD_SHIFT)) & I2Cx_A2_SAD_MASK)
#define I2Cx_A2_SAD I2Cx_A2_SAD_MASK
/*! @name SLTH - I2C SCL Low Timeout Register High */
#define I2Cx_SLTH_SSLT_MASK (0xFFU)
#define I2Cx_SLTH_SSLT_SHIFT (0U)
#define I2Cx_SLTH_SSLT_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_SLTH_SSLT_SHIFT)) & I2Cx_SLTH_SSLT_MASK)
#define I2Cx_SLTH_SSLT I2Cx_SLTH_SSLT_MASK
/*! @name SLTL - I2C SCL Low Timeout Register Low */
#define I2Cx_SLTL_SSLT_MASK (0xFFU)
#define I2Cx_SLTL_SSLT_SHIFT (0U)
#define I2Cx_SLTL_SSLT_SET(x) (((uint8_t)(((uint8_t)(x)) << I2Cx_SLTL_SSLT_SHIFT)) & I2Cx_SLTL_SSLT_MASK)
#define I2Cx_SLTL_SSLT I2Cx_SLTL_SSLT_MASK
/*!
* @}
*/ /* end of group I2Cx_Register_Masks */
/* I2C - Peripheral instance base addresses */
/** Peripheral I2C0 base address */
#define I2C0_BASE (0x40066000u)
/** Peripheral I2C0 base pointer */
#define I2C0 ((I2C_TypeDef *)I2C0_BASE)
/** Peripheral I2C1 base address */
#define I2C1_BASE (0x40067000u)
/** Peripheral I2C1 base pointer */
#define I2C1 ((I2C_TypeDef *)I2C1_BASE)
/** Peripheral I2C2 base address */
#define I2C2_BASE (0x400E6000u)
/** Peripheral I2C2 base pointer */
#define I2C2 ((I2C_TypeDef *)I2C2_BASE)
/** Peripheral I2C3 base address */
#define I2C3_BASE (0x400E7000u)
/** Peripheral I2C3 base pointer */
#define I2C3 ((I2C_TypeDef *)I2C3_BASE)
/** Array initializer of I2C peripheral base addresses */
#define I2Cx_BASE_ADDRS { I2C0_BASE, I2C1_BASE, I2C2_BASE, I2C3_BASE }
/** Array initializer of I2C peripheral base pointers */
#define I2Cx_BASE_PTRS { I2C0, I2C1, I2C2, I2C3 }
/** Interrupt vectors for the I2C peripheral type */
#define I2Cx_IRQS { I2C0_IRQn, I2C1_IRQn, I2C2_IRQn, I2C3_IRQn }
/*!
* @}
*/ /* end of group I2Cx_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- I2S Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup I2S_Peripheral_Access_Layer I2S Peripheral Access Layer
* @{
*/
/** I2S - Register Layout Typedef */
typedef struct {
__IO uint32_t TCSR; /**< SAI Transmit Control Register, offset: 0x0 */
__IO uint32_t TCR1; /**< SAI Transmit Configuration 1 Register, offset: 0x4 */
__IO uint32_t TCR2; /**< SAI Transmit Configuration 2 Register, offset: 0x8 */
__IO uint32_t TCR3; /**< SAI Transmit Configuration 3 Register, offset: 0xC */
__IO uint32_t TCR4; /**< SAI Transmit Configuration 4 Register, offset: 0x10 */
__IO uint32_t TCR5; /**< SAI Transmit Configuration 5 Register, offset: 0x14 */
uint8_t RESERVED_0[8];
__O uint32_t TDR[2]; /**< SAI Transmit Data Register, array offset: 0x20, array step: 0x4 */
uint8_t RESERVED_1[24];
__I uint32_t TFR[2]; /**< SAI Transmit FIFO Register, array offset: 0x40, array step: 0x4 */
uint8_t RESERVED_2[24];
__IO uint32_t TMR; /**< SAI Transmit Mask Register, offset: 0x60 */
uint8_t RESERVED_3[28];
__IO uint32_t RCSR; /**< SAI Receive Control Register, offset: 0x80 */
__IO uint32_t RCR1; /**< SAI Receive Configuration 1 Register, offset: 0x84 */
__IO uint32_t RCR2; /**< SAI Receive Configuration 2 Register, offset: 0x88 */
__IO uint32_t RCR3; /**< SAI Receive Configuration 3 Register, offset: 0x8C */
__IO uint32_t RCR4; /**< SAI Receive Configuration 4 Register, offset: 0x90 */
__IO uint32_t RCR5; /**< SAI Receive Configuration 5 Register, offset: 0x94 */
uint8_t RESERVED_4[8];
__I uint32_t RDR[2]; /**< SAI Receive Data Register, array offset: 0xA0, array step: 0x4 */
uint8_t RESERVED_5[24];
__I uint32_t RFR[2]; /**< SAI Receive FIFO Register, array offset: 0xC0, array step: 0x4 */
uint8_t RESERVED_6[24];
__IO uint32_t RMR; /**< SAI Receive Mask Register, offset: 0xE0 */
uint8_t RESERVED_7[28];
__IO uint32_t MCR; /**< SAI MCLK Control Register, offset: 0x100 */
__IO uint32_t MDR; /**< SAI MCLK Divide Register, offset: 0x104 */
} I2S_TypeDef;
/* ----------------------------------------------------------------------------
-- I2S Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup I2S_Register_Masks I2S Register Masks
* @{
*/
/*! @name TCSR - SAI Transmit Control Register */
#define I2S_TCSR_FRDE_MASK (0x1U)
#define I2S_TCSR_FRDE_SHIFT (0U)
#define I2S_TCSR_FRDE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FRDE_SHIFT)) & I2S_TCSR_FRDE_MASK)
#define I2S_TCSR_FRDE I2S_TCSR_FRDE_MASK
#define I2S_TCSR_FWDE_MASK (0x2U)
#define I2S_TCSR_FWDE_SHIFT (1U)
#define I2S_TCSR_FWDE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FWDE_SHIFT)) & I2S_TCSR_FWDE_MASK)
#define I2S_TCSR_FWDE I2S_TCSR_FWDE_MASK
#define I2S_TCSR_FRIE_MASK (0x100U)
#define I2S_TCSR_FRIE_SHIFT (8U)
#define I2S_TCSR_FRIE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FRIE_SHIFT)) & I2S_TCSR_FRIE_MASK)
#define I2S_TCSR_FRIE I2S_TCSR_FRIE_MASK
#define I2S_TCSR_FWIE_MASK (0x200U)
#define I2S_TCSR_FWIE_SHIFT (9U)
#define I2S_TCSR_FWIE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FWIE_SHIFT)) & I2S_TCSR_FWIE_MASK)
#define I2S_TCSR_FWIE I2S_TCSR_FWIE_MASK
#define I2S_TCSR_FEIE_MASK (0x400U)
#define I2S_TCSR_FEIE_SHIFT (10U)
#define I2S_TCSR_FEIE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FEIE_SHIFT)) & I2S_TCSR_FEIE_MASK)
#define I2S_TCSR_FEIE I2S_TCSR_FEIE_MASK
#define I2S_TCSR_SEIE_MASK (0x800U)
#define I2S_TCSR_SEIE_SHIFT (11U)
#define I2S_TCSR_SEIE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_SEIE_SHIFT)) & I2S_TCSR_SEIE_MASK)
#define I2S_TCSR_SEIE I2S_TCSR_SEIE_MASK
#define I2S_TCSR_WSIE_MASK (0x1000U)
#define I2S_TCSR_WSIE_SHIFT (12U)
#define I2S_TCSR_WSIE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_WSIE_SHIFT)) & I2S_TCSR_WSIE_MASK)
#define I2S_TCSR_WSIE I2S_TCSR_WSIE_MASK
#define I2S_TCSR_FRF_MASK (0x10000U)
#define I2S_TCSR_FRF_SHIFT (16U)
#define I2S_TCSR_FRF_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FRF_SHIFT)) & I2S_TCSR_FRF_MASK)
#define I2S_TCSR_FRF I2S_TCSR_FRF_MASK
#define I2S_TCSR_FWF_MASK (0x20000U)
#define I2S_TCSR_FWF_SHIFT (17U)
#define I2S_TCSR_FWF_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FWF_SHIFT)) & I2S_TCSR_FWF_MASK)
#define I2S_TCSR_FWF I2S_TCSR_FWF_MASK
#define I2S_TCSR_FEF_MASK (0x40000U)
#define I2S_TCSR_FEF_SHIFT (18U)
#define I2S_TCSR_FEF_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FEF_SHIFT)) & I2S_TCSR_FEF_MASK)
#define I2S_TCSR_FEF I2S_TCSR_FEF_MASK
#define I2S_TCSR_SEF_MASK (0x80000U)
#define I2S_TCSR_SEF_SHIFT (19U)
#define I2S_TCSR_SEF_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_SEF_SHIFT)) & I2S_TCSR_SEF_MASK)
#define I2S_TCSR_SEF I2S_TCSR_SEF_MASK
#define I2S_TCSR_WSF_MASK (0x100000U)
#define I2S_TCSR_WSF_SHIFT (20U)
#define I2S_TCSR_WSF_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_WSF_SHIFT)) & I2S_TCSR_WSF_MASK)
#define I2S_TCSR_WSF I2S_TCSR_WSF_MASK
#define I2S_TCSR_SR_MASK (0x1000000U)
#define I2S_TCSR_SR_SHIFT (24U)
#define I2S_TCSR_SR_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_SR_SHIFT)) & I2S_TCSR_SR_MASK)
#define I2S_TCSR_SR I2S_TCSR_SR_MASK
#define I2S_TCSR_FR_MASK (0x2000000U)
#define I2S_TCSR_FR_SHIFT (25U)
#define I2S_TCSR_FR_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FR_SHIFT)) & I2S_TCSR_FR_MASK)
#define I2S_TCSR_FR I2S_TCSR_FR_MASK
#define I2S_TCSR_BCE_MASK (0x10000000U)
#define I2S_TCSR_BCE_SHIFT (28U)
#define I2S_TCSR_BCE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_BCE_SHIFT)) & I2S_TCSR_BCE_MASK)
#define I2S_TCSR_BCE I2S_TCSR_BCE_MASK
#define I2S_TCSR_DBGE_MASK (0x20000000U)
#define I2S_TCSR_DBGE_SHIFT (29U)
#define I2S_TCSR_DBGE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_DBGE_SHIFT)) & I2S_TCSR_DBGE_MASK)
#define I2S_TCSR_DBGE I2S_TCSR_DBGE_MASK
#define I2S_TCSR_STOPE_MASK (0x40000000U)
#define I2S_TCSR_STOPE_SHIFT (30U)
#define I2S_TCSR_STOPE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_STOPE_SHIFT)) & I2S_TCSR_STOPE_MASK)
#define I2S_TCSR_STOPE I2S_TCSR_STOPE_MASK
#define I2S_TCSR_TE_MASK (0x80000000U)
#define I2S_TCSR_TE_SHIFT (31U)
#define I2S_TCSR_TE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_TE_SHIFT)) & I2S_TCSR_TE_MASK)
#define I2S_TCSR_TE I2S_TCSR_TE_MASK
/*! @name TCR1 - SAI Transmit Configuration 1 Register */
#define I2S_TCR1_TFW_MASK (0x7U)
#define I2S_TCR1_TFW_SHIFT (0U)
#define I2S_TCR1_TFW_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR1_TFW_SHIFT)) & I2S_TCR1_TFW_MASK)
#define I2S_TCR1_TFW I2S_TCR1_TFW_MASK
/*! @name TCR2 - SAI Transmit Configuration 2 Register */
#define I2S_TCR2_DIV_MASK (0xFFU)
#define I2S_TCR2_DIV_SHIFT (0U)
#define I2S_TCR2_DIV_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_DIV_SHIFT)) & I2S_TCR2_DIV_MASK)
#define I2S_TCR2_DIV I2S_TCR2_DIV_MASK
#define I2S_TCR2_BCD_MASK (0x1000000U)
#define I2S_TCR2_BCD_SHIFT (24U)
#define I2S_TCR2_BCD_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_BCD_SHIFT)) & I2S_TCR2_BCD_MASK)
#define I2S_TCR2_BCD I2S_TCR2_BCD_MASK
#define I2S_TCR2_BCP_MASK (0x2000000U)
#define I2S_TCR2_BCP_SHIFT (25U)
#define I2S_TCR2_BCP_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_BCP_SHIFT)) & I2S_TCR2_BCP_MASK)
#define I2S_TCR2_BCP I2S_TCR2_BCP_MASK
#define I2S_TCR2_MSEL_MASK (0xC000000U)
#define I2S_TCR2_MSEL_SHIFT (26U)
#define I2S_TCR2_MSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_MSEL_SHIFT)) & I2S_TCR2_MSEL_MASK)
#define I2S_TCR2_MSEL I2S_TCR2_MSEL_MASK
#define I2S_TCR2_BCI_MASK (0x10000000U)
#define I2S_TCR2_BCI_SHIFT (28U)
#define I2S_TCR2_BCI_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_BCI_SHIFT)) & I2S_TCR2_BCI_MASK)
#define I2S_TCR2_BCI I2S_TCR2_BCI_MASK
#define I2S_TCR2_BCS_MASK (0x20000000U)
#define I2S_TCR2_BCS_SHIFT (29U)
#define I2S_TCR2_BCS_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_BCS_SHIFT)) & I2S_TCR2_BCS_MASK)
#define I2S_TCR2_BCS I2S_TCR2_BCS_MASK
#define I2S_TCR2_SYNC_MASK (0xC0000000U)
#define I2S_TCR2_SYNC_SHIFT (30U)
#define I2S_TCR2_SYNC_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_SYNC_SHIFT)) & I2S_TCR2_SYNC_MASK)
#define I2S_TCR2_SYNC I2S_TCR2_SYNC_MASK
/*! @name TCR3 - SAI Transmit Configuration 3 Register */
#define I2S_TCR3_WDFL_MASK (0x1FU)
#define I2S_TCR3_WDFL_SHIFT (0U)
#define I2S_TCR3_WDFL_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR3_WDFL_SHIFT)) & I2S_TCR3_WDFL_MASK)
#define I2S_TCR3_WDFL I2S_TCR3_WDFL_MASK
#define I2S_TCR3_TCE_MASK (0x30000U)
#define I2S_TCR3_TCE_SHIFT (16U)
#define I2S_TCR3_TCE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR3_TCE_SHIFT)) & I2S_TCR3_TCE_MASK)
#define I2S_TCR3_TCE I2S_TCR3_TCE_MASK
#define I2S_TCR3_CFR_MASK (0x3000000U)
#define I2S_TCR3_CFR_SHIFT (24U)
#define I2S_TCR3_CFR_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR3_CFR_SHIFT)) & I2S_TCR3_CFR_MASK)
#define I2S_TCR3_CFR I2S_TCR3_CFR_MASK
/*! @name TCR4 - SAI Transmit Configuration 4 Register */
#define I2S_TCR4_FSD_MASK (0x1U)
#define I2S_TCR4_FSD_SHIFT (0U)
#define I2S_TCR4_FSD_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FSD_SHIFT)) & I2S_TCR4_FSD_MASK)
#define I2S_TCR4_FSD I2S_TCR4_FSD_MASK
#define I2S_TCR4_FSP_MASK (0x2U)
#define I2S_TCR4_FSP_SHIFT (1U)
#define I2S_TCR4_FSP_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FSP_SHIFT)) & I2S_TCR4_FSP_MASK)
#define I2S_TCR4_FSP I2S_TCR4_FSP_MASK
#define I2S_TCR4_ONDEM_MASK (0x4U)
#define I2S_TCR4_ONDEM_SHIFT (2U)
#define I2S_TCR4_ONDEM_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_ONDEM_SHIFT)) & I2S_TCR4_ONDEM_MASK)
#define I2S_TCR4_ONDEM I2S_TCR4_ONDEM_MASK
#define I2S_TCR4_FSE_MASK (0x8U)
#define I2S_TCR4_FSE_SHIFT (3U)
#define I2S_TCR4_FSE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FSE_SHIFT)) & I2S_TCR4_FSE_MASK)
#define I2S_TCR4_FSE I2S_TCR4_FSE_MASK
#define I2S_TCR4_MF_MASK (0x10U)
#define I2S_TCR4_MF_SHIFT (4U)
#define I2S_TCR4_MF_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_MF_SHIFT)) & I2S_TCR4_MF_MASK)
#define I2S_TCR4_MF I2S_TCR4_MF_MASK
#define I2S_TCR4_SYWD_MASK (0x1F00U)
#define I2S_TCR4_SYWD_SHIFT (8U)
#define I2S_TCR4_SYWD_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_SYWD_SHIFT)) & I2S_TCR4_SYWD_MASK)
#define I2S_TCR4_SYWD I2S_TCR4_SYWD_MASK
#define I2S_TCR4_FRSZ_MASK (0x1F0000U)
#define I2S_TCR4_FRSZ_SHIFT (16U)
#define I2S_TCR4_FRSZ_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FRSZ_SHIFT)) & I2S_TCR4_FRSZ_MASK)
#define I2S_TCR4_FRSZ I2S_TCR4_FRSZ_MASK
#define I2S_TCR4_FPACK_MASK (0x3000000U)
#define I2S_TCR4_FPACK_SHIFT (24U)
#define I2S_TCR4_FPACK_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FPACK_SHIFT)) & I2S_TCR4_FPACK_MASK)
#define I2S_TCR4_FPACK I2S_TCR4_FPACK_MASK
#define I2S_TCR4_FCOMB_MASK (0xC000000U)
#define I2S_TCR4_FCOMB_SHIFT (26U)
#define I2S_TCR4_FCOMB_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FCOMB_SHIFT)) & I2S_TCR4_FCOMB_MASK)
#define I2S_TCR4_FCOMB I2S_TCR4_FCOMB_MASK
#define I2S_TCR4_FCONT_MASK (0x10000000U)
#define I2S_TCR4_FCONT_SHIFT (28U)
#define I2S_TCR4_FCONT_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FCONT_SHIFT)) & I2S_TCR4_FCONT_MASK)
#define I2S_TCR4_FCONT I2S_TCR4_FCONT_MASK
/*! @name TCR5 - SAI Transmit Configuration 5 Register */
#define I2S_TCR5_FBT_MASK (0x1F00U)
#define I2S_TCR5_FBT_SHIFT (8U)
#define I2S_TCR5_FBT_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR5_FBT_SHIFT)) & I2S_TCR5_FBT_MASK)
#define I2S_TCR5_FBT I2S_TCR5_FBT_MASK
#define I2S_TCR5_W0W_MASK (0x1F0000U)
#define I2S_TCR5_W0W_SHIFT (16U)
#define I2S_TCR5_W0W_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR5_W0W_SHIFT)) & I2S_TCR5_W0W_MASK)
#define I2S_TCR5_W0W I2S_TCR5_W0W_MASK
#define I2S_TCR5_WNW_MASK (0x1F000000U)
#define I2S_TCR5_WNW_SHIFT (24U)
#define I2S_TCR5_WNW_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR5_WNW_SHIFT)) & I2S_TCR5_WNW_MASK)
#define I2S_TCR5_WNW I2S_TCR5_WNW_MASK
/*! @name TDR - SAI Transmit Data Register */
#define I2S_TDR_TDR_MASK (0xFFFFFFFFU)
#define I2S_TDR_TDR_SHIFT (0U)
#define I2S_TDR_TDR_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TDR_TDR_SHIFT)) & I2S_TDR_TDR_MASK)
#define I2S_TDR_TDR I2S_TDR_TDR_MASK
/* The count of I2S_TDR */
#define I2S_TDR_COUNT (2U)
/*! @name TFR - SAI Transmit FIFO Register */
#define I2S_TFR_RFP_MASK (0xFU)
#define I2S_TFR_RFP_SHIFT (0U)
#define I2S_TFR_RFP_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TFR_RFP_SHIFT)) & I2S_TFR_RFP_MASK)
#define I2S_TFR_RFP I2S_TFR_RFP_MASK
#define I2S_TFR_WFP_MASK (0xF0000U)
#define I2S_TFR_WFP_SHIFT (16U)
#define I2S_TFR_WFP_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TFR_WFP_SHIFT)) & I2S_TFR_WFP_MASK)
#define I2S_TFR_WFP I2S_TFR_WFP_MASK
#define I2S_TFR_WCP_MASK (0x80000000U)
#define I2S_TFR_WCP_SHIFT (31U)
#define I2S_TFR_WCP_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TFR_WCP_SHIFT)) & I2S_TFR_WCP_MASK)
#define I2S_TFR_WCP I2S_TFR_WCP_MASK
/* The count of I2S_TFR */
#define I2S_TFR_COUNT (2U)
/*! @name TMR - SAI Transmit Mask Register */
#define I2S_TMR_TWM_MASK (0xFFFFFFFFU)
#define I2S_TMR_TWM_SHIFT (0U)
#define I2S_TMR_TWM_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_TMR_TWM_SHIFT)) & I2S_TMR_TWM_MASK)
#define I2S_TMR_TWM I2S_TMR_TWM_MASK
/*! @name RCSR - SAI Receive Control Register */
#define I2S_RCSR_FRDE_MASK (0x1U)
#define I2S_RCSR_FRDE_SHIFT (0U)
#define I2S_RCSR_FRDE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FRDE_SHIFT)) & I2S_RCSR_FRDE_MASK)
#define I2S_RCSR_FRDE I2S_RCSR_FRDE_MASK
#define I2S_RCSR_FWDE_MASK (0x2U)
#define I2S_RCSR_FWDE_SHIFT (1U)
#define I2S_RCSR_FWDE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FWDE_SHIFT)) & I2S_RCSR_FWDE_MASK)
#define I2S_RCSR_FWDE I2S_RCSR_FWDE_MASK
#define I2S_RCSR_FRIE_MASK (0x100U)
#define I2S_RCSR_FRIE_SHIFT (8U)
#define I2S_RCSR_FRIE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FRIE_SHIFT)) & I2S_RCSR_FRIE_MASK)
#define I2S_RCSR_FRIE I2S_RCSR_FRIE_MASK
#define I2S_RCSR_FWIE_MASK (0x200U)
#define I2S_RCSR_FWIE_SHIFT (9U)
#define I2S_RCSR_FWIE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FWIE_SHIFT)) & I2S_RCSR_FWIE_MASK)
#define I2S_RCSR_FWIE I2S_RCSR_FWIE_MASK
#define I2S_RCSR_FEIE_MASK (0x400U)
#define I2S_RCSR_FEIE_SHIFT (10U)
#define I2S_RCSR_FEIE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FEIE_SHIFT)) & I2S_RCSR_FEIE_MASK)
#define I2S_RCSR_FEIE I2S_RCSR_FEIE_MASK
#define I2S_RCSR_SEIE_MASK (0x800U)
#define I2S_RCSR_SEIE_SHIFT (11U)
#define I2S_RCSR_SEIE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_SEIE_SHIFT)) & I2S_RCSR_SEIE_MASK)
#define I2S_RCSR_SEIE I2S_RCSR_SEIE_MASK
#define I2S_RCSR_WSIE_MASK (0x1000U)
#define I2S_RCSR_WSIE_SHIFT (12U)
#define I2S_RCSR_WSIE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_WSIE_SHIFT)) & I2S_RCSR_WSIE_MASK)
#define I2S_RCSR_WSIE I2S_RCSR_WSIE_MASK
#define I2S_RCSR_FRF_MASK (0x10000U)
#define I2S_RCSR_FRF_SHIFT (16U)
#define I2S_RCSR_FRF_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FRF_SHIFT)) & I2S_RCSR_FRF_MASK)
#define I2S_RCSR_FRF I2S_RCSR_FRF_MASK
#define I2S_RCSR_FWF_MASK (0x20000U)
#define I2S_RCSR_FWF_SHIFT (17U)
#define I2S_RCSR_FWF_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FWF_SHIFT)) & I2S_RCSR_FWF_MASK)
#define I2S_RCSR_FWF I2S_RCSR_FWF_MASK
#define I2S_RCSR_FEF_MASK (0x40000U)
#define I2S_RCSR_FEF_SHIFT (18U)
#define I2S_RCSR_FEF_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FEF_SHIFT)) & I2S_RCSR_FEF_MASK)
#define I2S_RCSR_FEF I2S_RCSR_FEF_MASK
#define I2S_RCSR_SEF_MASK (0x80000U)
#define I2S_RCSR_SEF_SHIFT (19U)
#define I2S_RCSR_SEF_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_SEF_SHIFT)) & I2S_RCSR_SEF_MASK)
#define I2S_RCSR_SEF I2S_RCSR_SEF_MASK
#define I2S_RCSR_WSF_MASK (0x100000U)
#define I2S_RCSR_WSF_SHIFT (20U)
#define I2S_RCSR_WSF_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_WSF_SHIFT)) & I2S_RCSR_WSF_MASK)
#define I2S_RCSR_WSF I2S_RCSR_WSF_MASK
#define I2S_RCSR_SR_MASK (0x1000000U)
#define I2S_RCSR_SR_SHIFT (24U)
#define I2S_RCSR_SR_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_SR_SHIFT)) & I2S_RCSR_SR_MASK)
#define I2S_RCSR_SR I2S_RCSR_SR_MASK
#define I2S_RCSR_FR_MASK (0x2000000U)
#define I2S_RCSR_FR_SHIFT (25U)
#define I2S_RCSR_FR_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FR_SHIFT)) & I2S_RCSR_FR_MASK)
#define I2S_RCSR_FR I2S_RCSR_FR_MASK
#define I2S_RCSR_BCE_MASK (0x10000000U)
#define I2S_RCSR_BCE_SHIFT (28U)
#define I2S_RCSR_BCE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_BCE_SHIFT)) & I2S_RCSR_BCE_MASK)
#define I2S_RCSR_BCE I2S_RCSR_BCE_MASK
#define I2S_RCSR_DBGE_MASK (0x20000000U)
#define I2S_RCSR_DBGE_SHIFT (29U)
#define I2S_RCSR_DBGE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_DBGE_SHIFT)) & I2S_RCSR_DBGE_MASK)
#define I2S_RCSR_DBGE I2S_RCSR_DBGE_MASK
#define I2S_RCSR_STOPE_MASK (0x40000000U)
#define I2S_RCSR_STOPE_SHIFT (30U)
#define I2S_RCSR_STOPE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_STOPE_SHIFT)) & I2S_RCSR_STOPE_MASK)
#define I2S_RCSR_STOPE I2S_RCSR_STOPE_MASK
#define I2S_RCSR_RE_MASK (0x80000000U)
#define I2S_RCSR_RE_SHIFT (31U)
#define I2S_RCSR_RE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_RE_SHIFT)) & I2S_RCSR_RE_MASK)
#define I2S_RCSR_RE I2S_RCSR_RE_MASK
/*! @name RCR1 - SAI Receive Configuration 1 Register */
#define I2S_RCR1_RFW_MASK (0x7U)
#define I2S_RCR1_RFW_SHIFT (0U)
#define I2S_RCR1_RFW_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR1_RFW_SHIFT)) & I2S_RCR1_RFW_MASK)
#define I2S_RCR1_RFW I2S_RCR1_RFW_MASK
/*! @name RCR2 - SAI Receive Configuration 2 Register */
#define I2S_RCR2_DIV_MASK (0xFFU)
#define I2S_RCR2_DIV_SHIFT (0U)
#define I2S_RCR2_DIV_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_DIV_SHIFT)) & I2S_RCR2_DIV_MASK)
#define I2S_RCR2_DIV I2S_RCR2_DIV_MASK
#define I2S_RCR2_BCD_MASK (0x1000000U)
#define I2S_RCR2_BCD_SHIFT (24U)
#define I2S_RCR2_BCD_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_BCD_SHIFT)) & I2S_RCR2_BCD_MASK)
#define I2S_RCR2_BCD I2S_RCR2_BCD_MASK
#define I2S_RCR2_BCP_MASK (0x2000000U)
#define I2S_RCR2_BCP_SHIFT (25U)
#define I2S_RCR2_BCP_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_BCP_SHIFT)) & I2S_RCR2_BCP_MASK)
#define I2S_RCR2_BCP I2S_RCR2_BCP_MASK
#define I2S_RCR2_MSEL_MASK (0xC000000U)
#define I2S_RCR2_MSEL_SHIFT (26U)
#define I2S_RCR2_MSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_MSEL_SHIFT)) & I2S_RCR2_MSEL_MASK)
#define I2S_RCR2_MSEL I2S_RCR2_MSEL_MASK
#define I2S_RCR2_BCI_MASK (0x10000000U)
#define I2S_RCR2_BCI_SHIFT (28U)
#define I2S_RCR2_BCI_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_BCI_SHIFT)) & I2S_RCR2_BCI_MASK)
#define I2S_RCR2_BCI I2S_RCR2_BCI_MASK
#define I2S_RCR2_BCS_MASK (0x20000000U)
#define I2S_RCR2_BCS_SHIFT (29U)
#define I2S_RCR2_BCS_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_BCS_SHIFT)) & I2S_RCR2_BCS_MASK)
#define I2S_RCR2_BCS I2S_RCR2_BCS_MASK
#define I2S_RCR2_SYNC_MASK (0xC0000000U)
#define I2S_RCR2_SYNC_SHIFT (30U)
#define I2S_RCR2_SYNC_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_SYNC_SHIFT)) & I2S_RCR2_SYNC_MASK)
#define I2S_RCR2_SYNC I2S_RCR2_SYNC_MASK
/*! @name RCR3 - SAI Receive Configuration 3 Register */
#define I2S_RCR3_WDFL_MASK (0x1FU)
#define I2S_RCR3_WDFL_SHIFT (0U)
#define I2S_RCR3_WDFL_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR3_WDFL_SHIFT)) & I2S_RCR3_WDFL_MASK)
#define I2S_RCR3_WDFL I2S_RCR3_WDFL_MASK
#define I2S_RCR3_RCE_MASK (0x30000U)
#define I2S_RCR3_RCE_SHIFT (16U)
#define I2S_RCR3_RCE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR3_RCE_SHIFT)) & I2S_RCR3_RCE_MASK)
#define I2S_RCR3_RCE I2S_RCR3_RCE_MASK
#define I2S_RCR3_CFR_MASK (0x3000000U)
#define I2S_RCR3_CFR_SHIFT (24U)
#define I2S_RCR3_CFR_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR3_CFR_SHIFT)) & I2S_RCR3_CFR_MASK)
#define I2S_RCR3_CFR I2S_RCR3_CFR_MASK
/*! @name RCR4 - SAI Receive Configuration 4 Register */
#define I2S_RCR4_FSD_MASK (0x1U)
#define I2S_RCR4_FSD_SHIFT (0U)
#define I2S_RCR4_FSD_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FSD_SHIFT)) & I2S_RCR4_FSD_MASK)
#define I2S_RCR4_FSD I2S_RCR4_FSD_MASK
#define I2S_RCR4_FSP_MASK (0x2U)
#define I2S_RCR4_FSP_SHIFT (1U)
#define I2S_RCR4_FSP_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FSP_SHIFT)) & I2S_RCR4_FSP_MASK)
#define I2S_RCR4_FSP I2S_RCR4_FSP_MASK
#define I2S_RCR4_ONDEM_MASK (0x4U)
#define I2S_RCR4_ONDEM_SHIFT (2U)
#define I2S_RCR4_ONDEM_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_ONDEM_SHIFT)) & I2S_RCR4_ONDEM_MASK)
#define I2S_RCR4_ONDEM I2S_RCR4_ONDEM_MASK
#define I2S_RCR4_FSE_MASK (0x8U)
#define I2S_RCR4_FSE_SHIFT (3U)
#define I2S_RCR4_FSE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FSE_SHIFT)) & I2S_RCR4_FSE_MASK)
#define I2S_RCR4_FSE I2S_RCR4_FSE_MASK
#define I2S_RCR4_MF_MASK (0x10U)
#define I2S_RCR4_MF_SHIFT (4U)
#define I2S_RCR4_MF_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_MF_SHIFT)) & I2S_RCR4_MF_MASK)
#define I2S_RCR4_MF I2S_RCR4_MF_MASK
#define I2S_RCR4_SYWD_MASK (0x1F00U)
#define I2S_RCR4_SYWD_SHIFT (8U)
#define I2S_RCR4_SYWD_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_SYWD_SHIFT)) & I2S_RCR4_SYWD_MASK)
#define I2S_RCR4_SYWD I2S_RCR4_SYWD_MASK
#define I2S_RCR4_FRSZ_MASK (0x1F0000U)
#define I2S_RCR4_FRSZ_SHIFT (16U)
#define I2S_RCR4_FRSZ_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FRSZ_SHIFT)) & I2S_RCR4_FRSZ_MASK)
#define I2S_RCR4_FRSZ I2S_RCR4_FRSZ_MASK
#define I2S_RCR4_FPACK_MASK (0x3000000U)
#define I2S_RCR4_FPACK_SHIFT (24U)
#define I2S_RCR4_FPACK_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FPACK_SHIFT)) & I2S_RCR4_FPACK_MASK)
#define I2S_RCR4_FPACK I2S_RCR4_FPACK_MASK
#define I2S_RCR4_FCOMB_MASK (0xC000000U)
#define I2S_RCR4_FCOMB_SHIFT (26U)
#define I2S_RCR4_FCOMB_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FCOMB_SHIFT)) & I2S_RCR4_FCOMB_MASK)
#define I2S_RCR4_FCOMB I2S_RCR4_FCOMB_MASK
#define I2S_RCR4_FCONT_MASK (0x10000000U)
#define I2S_RCR4_FCONT_SHIFT (28U)
#define I2S_RCR4_FCONT_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FCONT_SHIFT)) & I2S_RCR4_FCONT_MASK)
#define I2S_RCR4_FCONT I2S_RCR4_FCONT_MASK
/*! @name RCR5 - SAI Receive Configuration 5 Register */
#define I2S_RCR5_FBT_MASK (0x1F00U)
#define I2S_RCR5_FBT_SHIFT (8U)
#define I2S_RCR5_FBT_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR5_FBT_SHIFT)) & I2S_RCR5_FBT_MASK)
#define I2S_RCR5_FBT I2S_RCR5_FBT_MASK
#define I2S_RCR5_W0W_MASK (0x1F0000U)
#define I2S_RCR5_W0W_SHIFT (16U)
#define I2S_RCR5_W0W_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR5_W0W_SHIFT)) & I2S_RCR5_W0W_MASK)
#define I2S_RCR5_W0W I2S_RCR5_W0W_MASK
#define I2S_RCR5_WNW_MASK (0x1F000000U)
#define I2S_RCR5_WNW_SHIFT (24U)
#define I2S_RCR5_WNW_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR5_WNW_SHIFT)) & I2S_RCR5_WNW_MASK)
#define I2S_RCR5_WNW I2S_RCR5_WNW_MASK
/*! @name RDR - SAI Receive Data Register */
#define I2S_RDR_RDR_MASK (0xFFFFFFFFU)
#define I2S_RDR_RDR_SHIFT (0U)
#define I2S_RDR_RDR_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RDR_RDR_SHIFT)) & I2S_RDR_RDR_MASK)
#define I2S_RDR_RDR I2S_RDR_RDR_MASK
/* The count of I2S_RDR */
#define I2S_RDR_COUNT (2U)
/*! @name RFR - SAI Receive FIFO Register */
#define I2S_RFR_RFP_MASK (0xFU)
#define I2S_RFR_RFP_SHIFT (0U)
#define I2S_RFR_RFP_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RFR_RFP_SHIFT)) & I2S_RFR_RFP_MASK)
#define I2S_RFR_RFP I2S_RFR_RFP_MASK
#define I2S_RFR_RCP_MASK (0x8000U)
#define I2S_RFR_RCP_SHIFT (15U)
#define I2S_RFR_RCP_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RFR_RCP_SHIFT)) & I2S_RFR_RCP_MASK)
#define I2S_RFR_RCP I2S_RFR_RCP_MASK
#define I2S_RFR_WFP_MASK (0xF0000U)
#define I2S_RFR_WFP_SHIFT (16U)
#define I2S_RFR_WFP_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RFR_WFP_SHIFT)) & I2S_RFR_WFP_MASK)
#define I2S_RFR_WFP I2S_RFR_WFP_MASK
/* The count of I2S_RFR */
#define I2S_RFR_COUNT (2U)
/*! @name RMR - SAI Receive Mask Register */
#define I2S_RMR_RWM_MASK (0xFFFFFFFFU)
#define I2S_RMR_RWM_SHIFT (0U)
#define I2S_RMR_RWM_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_RMR_RWM_SHIFT)) & I2S_RMR_RWM_MASK)
#define I2S_RMR_RWM I2S_RMR_RWM_MASK
/*! @name MCR - SAI MCLK Control Register */
#define I2S_MCR_MICS_MASK (0x3000000U)
#define I2S_MCR_MICS_SHIFT (24U)
#define I2S_MCR_MICS_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_MCR_MICS_SHIFT)) & I2S_MCR_MICS_MASK)
#define I2S_MCR_MICS I2S_MCR_MICS_MASK
#define I2S_MCR_MOE_MASK (0x40000000U)
#define I2S_MCR_MOE_SHIFT (30U)
#define I2S_MCR_MOE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_MCR_MOE_SHIFT)) & I2S_MCR_MOE_MASK)
#define I2S_MCR_MOE I2S_MCR_MOE_MASK
#define I2S_MCR_DUF_MASK (0x80000000U)
#define I2S_MCR_DUF_SHIFT (31U)
#define I2S_MCR_DUF_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_MCR_DUF_SHIFT)) & I2S_MCR_DUF_MASK)
#define I2S_MCR_DUF I2S_MCR_DUF_MASK
/*! @name MDR - SAI MCLK Divide Register */
#define I2S_MDR_DIVIDE_MASK (0xFFFU)
#define I2S_MDR_DIVIDE_SHIFT (0U)
#define I2S_MDR_DIVIDE_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_MDR_DIVIDE_SHIFT)) & I2S_MDR_DIVIDE_MASK)
#define I2S_MDR_DIVIDE I2S_MDR_DIVIDE_MASK
#define I2S_MDR_FRACT_MASK (0xFF000U)
#define I2S_MDR_FRACT_SHIFT (12U)
#define I2S_MDR_FRACT_SET(x) (((uint32_t)(((uint32_t)(x)) << I2S_MDR_FRACT_SHIFT)) & I2S_MDR_FRACT_MASK)
#define I2S_MDR_FRACT I2S_MDR_FRACT_MASK
/*!
* @}
*/ /* end of group I2S_Register_Masks */
/* I2S - Peripheral instance base addresses */
/** Peripheral I2S0 base address */
#define I2S0_BASE (0x4002F000u)
/** Peripheral I2S0 base pointer */
#define I2S0 ((I2S_TypeDef *)I2S0_BASE)
/** Array initializer of I2S peripheral base addresses */
#define I2S_BASE_ADDRS { I2S0_BASE }
/** Array initializer of I2S peripheral base pointers */
#define I2S_BASE_PTRS { I2S0 }
/** Interrupt vectors for the I2S peripheral type */
#define I2S_RX_IRQS { I2S0_Rx_IRQn }
#define I2S_TX_IRQS { I2S0_Tx_IRQn }
/*!
* @}
*/ /* end of group I2S_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- LLWU Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup LLWU_Peripheral_Access_Layer LLWU Peripheral Access Layer
* @{
*/
/** LLWU - Register Layout Typedef */
typedef struct {
__IO uint8_t PE1; /**< LLWU Pin Enable 1 register, offset: 0x0 */
__IO uint8_t PE2; /**< LLWU Pin Enable 2 register, offset: 0x1 */
__IO uint8_t PE3; /**< LLWU Pin Enable 3 register, offset: 0x2 */
__IO uint8_t PE4; /**< LLWU Pin Enable 4 register, offset: 0x3 */
__IO uint8_t PE5; /**< LLWU Pin Enable 5 register, offset: 0x4 */
__IO uint8_t PE6; /**< LLWU Pin Enable 6 register, offset: 0x5 */
__IO uint8_t PE7; /**< LLWU Pin Enable 7 register, offset: 0x6 */
__IO uint8_t PE8; /**< LLWU Pin Enable 8 register, offset: 0x7 */
__IO uint8_t ME; /**< LLWU Module Enable register, offset: 0x8 */
__IO uint8_t PF1; /**< LLWU Pin Flag 1 register, offset: 0x9 */
__IO uint8_t PF2; /**< LLWU Pin Flag 2 register, offset: 0xA */
__IO uint8_t PF3; /**< LLWU Pin Flag 3 register, offset: 0xB */
__IO uint8_t PF4; /**< LLWU Pin Flag 4 register, offset: 0xC */
__I uint8_t MF5; /**< LLWU Module Flag 5 register, offset: 0xD */
__IO uint8_t FILT1; /**< LLWU Pin Filter 1 register, offset: 0xE */
__IO uint8_t FILT2; /**< LLWU Pin Filter 2 register, offset: 0xF */
__IO uint8_t FILT3; /**< LLWU Pin Filter 3 register, offset: 0x10 */
__IO uint8_t FILT4; /**< LLWU Pin Filter 4 register, offset: 0x11 */
} LLWU_TypeDef;
/* ----------------------------------------------------------------------------
-- LLWU Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup LLWU_Register_Masks LLWU Register Masks
* @{
*/
/*! @name PE1 - LLWU Pin Enable 1 register */
#define LLWU_PE1_WUPE0_MASK (0x3U)
#define LLWU_PE1_WUPE0_SHIFT (0U)
#define LLWU_PE1_WUPE0_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE1_WUPE0_SHIFT)) & LLWU_PE1_WUPE0_MASK)
#define LLWU_PE1_WUPE0 LLWU_PE1_WUPE0_MASK
#define LLWU_PE1_WUPE1_MASK (0xCU)
#define LLWU_PE1_WUPE1_SHIFT (2U)
#define LLWU_PE1_WUPE1_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE1_WUPE1_SHIFT)) & LLWU_PE1_WUPE1_MASK)
#define LLWU_PE1_WUPE1 LLWU_PE1_WUPE1_MASK
#define LLWU_PE1_WUPE2_MASK (0x30U)
#define LLWU_PE1_WUPE2_SHIFT (4U)
#define LLWU_PE1_WUPE2_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE1_WUPE2_SHIFT)) & LLWU_PE1_WUPE2_MASK)
#define LLWU_PE1_WUPE2 LLWU_PE1_WUPE2_MASK
#define LLWU_PE1_WUPE3_MASK (0xC0U)
#define LLWU_PE1_WUPE3_SHIFT (6U)
#define LLWU_PE1_WUPE3_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE1_WUPE3_SHIFT)) & LLWU_PE1_WUPE3_MASK)
#define LLWU_PE1_WUPE3 LLWU_PE1_WUPE3_MASK
/*! @name PE2 - LLWU Pin Enable 2 register */
#define LLWU_PE2_WUPE4_MASK (0x3U)
#define LLWU_PE2_WUPE4_SHIFT (0U)
#define LLWU_PE2_WUPE4_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE2_WUPE4_SHIFT)) & LLWU_PE2_WUPE4_MASK)
#define LLWU_PE2_WUPE4 LLWU_PE2_WUPE4_MASK
#define LLWU_PE2_WUPE5_MASK (0xCU)
#define LLWU_PE2_WUPE5_SHIFT (2U)
#define LLWU_PE2_WUPE5_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE2_WUPE5_SHIFT)) & LLWU_PE2_WUPE5_MASK)
#define LLWU_PE2_WUPE5 LLWU_PE2_WUPE5_MASK
#define LLWU_PE2_WUPE6_MASK (0x30U)
#define LLWU_PE2_WUPE6_SHIFT (4U)
#define LLWU_PE2_WUPE6_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE2_WUPE6_SHIFT)) & LLWU_PE2_WUPE6_MASK)
#define LLWU_PE2_WUPE6 LLWU_PE2_WUPE6_MASK
#define LLWU_PE2_WUPE7_MASK (0xC0U)
#define LLWU_PE2_WUPE7_SHIFT (6U)
#define LLWU_PE2_WUPE7_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE2_WUPE7_SHIFT)) & LLWU_PE2_WUPE7_MASK)
#define LLWU_PE2_WUPE7 LLWU_PE2_WUPE7_MASK
/*! @name PE3 - LLWU Pin Enable 3 register */
#define LLWU_PE3_WUPE8_MASK (0x3U)
#define LLWU_PE3_WUPE8_SHIFT (0U)
#define LLWU_PE3_WUPE8_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE3_WUPE8_SHIFT)) & LLWU_PE3_WUPE8_MASK)
#define LLWU_PE3_WUPE8 LLWU_PE3_WUPE8_MASK
#define LLWU_PE3_WUPE9_MASK (0xCU)
#define LLWU_PE3_WUPE9_SHIFT (2U)
#define LLWU_PE3_WUPE9_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE3_WUPE9_SHIFT)) & LLWU_PE3_WUPE9_MASK)
#define LLWU_PE3_WUPE9 LLWU_PE3_WUPE9_MASK
#define LLWU_PE3_WUPE10_MASK (0x30U)
#define LLWU_PE3_WUPE10_SHIFT (4U)
#define LLWU_PE3_WUPE10_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE3_WUPE10_SHIFT)) & LLWU_PE3_WUPE10_MASK)
#define LLWU_PE3_WUPE10 LLWU_PE3_WUPE10_MASK
#define LLWU_PE3_WUPE11_MASK (0xC0U)
#define LLWU_PE3_WUPE11_SHIFT (6U)
#define LLWU_PE3_WUPE11_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE3_WUPE11_SHIFT)) & LLWU_PE3_WUPE11_MASK)
#define LLWU_PE3_WUPE11 LLWU_PE3_WUPE11_MASK
/*! @name PE4 - LLWU Pin Enable 4 register */
#define LLWU_PE4_WUPE12_MASK (0x3U)
#define LLWU_PE4_WUPE12_SHIFT (0U)
#define LLWU_PE4_WUPE12_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE4_WUPE12_SHIFT)) & LLWU_PE4_WUPE12_MASK)
#define LLWU_PE4_WUPE12 LLWU_PE4_WUPE12_MASK
#define LLWU_PE4_WUPE13_MASK (0xCU)
#define LLWU_PE4_WUPE13_SHIFT (2U)
#define LLWU_PE4_WUPE13_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE4_WUPE13_SHIFT)) & LLWU_PE4_WUPE13_MASK)
#define LLWU_PE4_WUPE13 LLWU_PE4_WUPE13_MASK
#define LLWU_PE4_WUPE14_MASK (0x30U)
#define LLWU_PE4_WUPE14_SHIFT (4U)
#define LLWU_PE4_WUPE14_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE4_WUPE14_SHIFT)) & LLWU_PE4_WUPE14_MASK)
#define LLWU_PE4_WUPE14 LLWU_PE4_WUPE14_MASK
#define LLWU_PE4_WUPE15_MASK (0xC0U)
#define LLWU_PE4_WUPE15_SHIFT (6U)
#define LLWU_PE4_WUPE15_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE4_WUPE15_SHIFT)) & LLWU_PE4_WUPE15_MASK)
#define LLWU_PE4_WUPE15 LLWU_PE4_WUPE15_MASK
/*! @name PE5 - LLWU Pin Enable 5 register */
#define LLWU_PE5_WUPE16_MASK (0x3U)
#define LLWU_PE5_WUPE16_SHIFT (0U)
#define LLWU_PE5_WUPE16_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE5_WUPE16_SHIFT)) & LLWU_PE5_WUPE16_MASK)
#define LLWU_PE5_WUPE16 LLWU_PE5_WUPE16_MASK
#define LLWU_PE5_WUPE17_MASK (0xCU)
#define LLWU_PE5_WUPE17_SHIFT (2U)
#define LLWU_PE5_WUPE17_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE5_WUPE17_SHIFT)) & LLWU_PE5_WUPE17_MASK)
#define LLWU_PE5_WUPE17 LLWU_PE5_WUPE17_MASK
#define LLWU_PE5_WUPE18_MASK (0x30U)
#define LLWU_PE5_WUPE18_SHIFT (4U)
#define LLWU_PE5_WUPE18_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE5_WUPE18_SHIFT)) & LLWU_PE5_WUPE18_MASK)
#define LLWU_PE5_WUPE18 LLWU_PE5_WUPE18_MASK
#define LLWU_PE5_WUPE19_MASK (0xC0U)
#define LLWU_PE5_WUPE19_SHIFT (6U)
#define LLWU_PE5_WUPE19_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE5_WUPE19_SHIFT)) & LLWU_PE5_WUPE19_MASK)
#define LLWU_PE5_WUPE19 LLWU_PE5_WUPE19_MASK
/*! @name PE6 - LLWU Pin Enable 6 register */
#define LLWU_PE6_WUPE20_MASK (0x3U)
#define LLWU_PE6_WUPE20_SHIFT (0U)
#define LLWU_PE6_WUPE20_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE6_WUPE20_SHIFT)) & LLWU_PE6_WUPE20_MASK)
#define LLWU_PE6_WUPE20 LLWU_PE6_WUPE20_MASK
#define LLWU_PE6_WUPE21_MASK (0xCU)
#define LLWU_PE6_WUPE21_SHIFT (2U)
#define LLWU_PE6_WUPE21_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE6_WUPE21_SHIFT)) & LLWU_PE6_WUPE21_MASK)
#define LLWU_PE6_WUPE21 LLWU_PE6_WUPE21_MASK
#define LLWU_PE6_WUPE22_MASK (0x30U)
#define LLWU_PE6_WUPE22_SHIFT (4U)
#define LLWU_PE6_WUPE22_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE6_WUPE22_SHIFT)) & LLWU_PE6_WUPE22_MASK)
#define LLWU_PE6_WUPE22 LLWU_PE6_WUPE22_MASK
#define LLWU_PE6_WUPE23_MASK (0xC0U)
#define LLWU_PE6_WUPE23_SHIFT (6U)
#define LLWU_PE6_WUPE23_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE6_WUPE23_SHIFT)) & LLWU_PE6_WUPE23_MASK)
#define LLWU_PE6_WUPE23 LLWU_PE6_WUPE23_MASK
/*! @name PE7 - LLWU Pin Enable 7 register */
#define LLWU_PE7_WUPE24_MASK (0x3U)
#define LLWU_PE7_WUPE24_SHIFT (0U)
#define LLWU_PE7_WUPE24_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE7_WUPE24_SHIFT)) & LLWU_PE7_WUPE24_MASK)
#define LLWU_PE7_WUPE24 LLWU_PE7_WUPE24_MASK
#define LLWU_PE7_WUPE25_MASK (0xCU)
#define LLWU_PE7_WUPE25_SHIFT (2U)
#define LLWU_PE7_WUPE25_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE7_WUPE25_SHIFT)) & LLWU_PE7_WUPE25_MASK)
#define LLWU_PE7_WUPE25 LLWU_PE7_WUPE25_MASK
#define LLWU_PE7_WUPE26_MASK (0x30U)
#define LLWU_PE7_WUPE26_SHIFT (4U)
#define LLWU_PE7_WUPE26_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE7_WUPE26_SHIFT)) & LLWU_PE7_WUPE26_MASK)
#define LLWU_PE7_WUPE26 LLWU_PE7_WUPE26_MASK
#define LLWU_PE7_WUPE27_MASK (0xC0U)
#define LLWU_PE7_WUPE27_SHIFT (6U)
#define LLWU_PE7_WUPE27_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE7_WUPE27_SHIFT)) & LLWU_PE7_WUPE27_MASK)
#define LLWU_PE7_WUPE27 LLWU_PE7_WUPE27_MASK
/*! @name PE8 - LLWU Pin Enable 8 register */
#define LLWU_PE8_WUPE28_MASK (0x3U)
#define LLWU_PE8_WUPE28_SHIFT (0U)
#define LLWU_PE8_WUPE28_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE8_WUPE28_SHIFT)) & LLWU_PE8_WUPE28_MASK)
#define LLWU_PE8_WUPE28 LLWU_PE8_WUPE28_MASK
#define LLWU_PE8_WUPE29_MASK (0xCU)
#define LLWU_PE8_WUPE29_SHIFT (2U)
#define LLWU_PE8_WUPE29_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE8_WUPE29_SHIFT)) & LLWU_PE8_WUPE29_MASK)
#define LLWU_PE8_WUPE29 LLWU_PE8_WUPE29_MASK
#define LLWU_PE8_WUPE30_MASK (0x30U)
#define LLWU_PE8_WUPE30_SHIFT (4U)
#define LLWU_PE8_WUPE30_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE8_WUPE30_SHIFT)) & LLWU_PE8_WUPE30_MASK)
#define LLWU_PE8_WUPE30 LLWU_PE8_WUPE30_MASK
#define LLWU_PE8_WUPE31_MASK (0xC0U)
#define LLWU_PE8_WUPE31_SHIFT (6U)
#define LLWU_PE8_WUPE31_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PE8_WUPE31_SHIFT)) & LLWU_PE8_WUPE31_MASK)
#define LLWU_PE8_WUPE31 LLWU_PE8_WUPE31_MASK
/*! @name ME - LLWU Module Enable register */
#define LLWU_ME_WUME0_MASK (0x1U)
#define LLWU_ME_WUME0_SHIFT (0U)
#define LLWU_ME_WUME0_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_ME_WUME0_SHIFT)) & LLWU_ME_WUME0_MASK)
#define LLWU_ME_WUME0 LLWU_ME_WUME0_MASK
#define LLWU_ME_WUME1_MASK (0x2U)
#define LLWU_ME_WUME1_SHIFT (1U)
#define LLWU_ME_WUME1_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_ME_WUME1_SHIFT)) & LLWU_ME_WUME1_MASK)
#define LLWU_ME_WUME1 LLWU_ME_WUME1_MASK
#define LLWU_ME_WUME2_MASK (0x4U)
#define LLWU_ME_WUME2_SHIFT (2U)
#define LLWU_ME_WUME2_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_ME_WUME2_SHIFT)) & LLWU_ME_WUME2_MASK)
#define LLWU_ME_WUME2 LLWU_ME_WUME2_MASK
#define LLWU_ME_WUME3_MASK (0x8U)
#define LLWU_ME_WUME3_SHIFT (3U)
#define LLWU_ME_WUME3_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_ME_WUME3_SHIFT)) & LLWU_ME_WUME3_MASK)
#define LLWU_ME_WUME3 LLWU_ME_WUME3_MASK
#define LLWU_ME_WUME4_MASK (0x10U)
#define LLWU_ME_WUME4_SHIFT (4U)
#define LLWU_ME_WUME4_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_ME_WUME4_SHIFT)) & LLWU_ME_WUME4_MASK)
#define LLWU_ME_WUME4 LLWU_ME_WUME4_MASK
#define LLWU_ME_WUME5_MASK (0x20U)
#define LLWU_ME_WUME5_SHIFT (5U)
#define LLWU_ME_WUME5_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_ME_WUME5_SHIFT)) & LLWU_ME_WUME5_MASK)
#define LLWU_ME_WUME5 LLWU_ME_WUME5_MASK
#define LLWU_ME_WUME6_MASK (0x40U)
#define LLWU_ME_WUME6_SHIFT (6U)
#define LLWU_ME_WUME6_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_ME_WUME6_SHIFT)) & LLWU_ME_WUME6_MASK)
#define LLWU_ME_WUME6 LLWU_ME_WUME6_MASK
#define LLWU_ME_WUME7_MASK (0x80U)
#define LLWU_ME_WUME7_SHIFT (7U)
#define LLWU_ME_WUME7_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_ME_WUME7_SHIFT)) & LLWU_ME_WUME7_MASK)
#define LLWU_ME_WUME7 LLWU_ME_WUME7_MASK
/*! @name PF1 - LLWU Pin Flag 1 register */
#define LLWU_PF1_WUF0_MASK (0x1U)
#define LLWU_PF1_WUF0_SHIFT (0U)
#define LLWU_PF1_WUF0_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF1_WUF0_SHIFT)) & LLWU_PF1_WUF0_MASK)
#define LLWU_PF1_WUF0 LLWU_PF1_WUF0_MASK
#define LLWU_PF1_WUF1_MASK (0x2U)
#define LLWU_PF1_WUF1_SHIFT (1U)
#define LLWU_PF1_WUF1_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF1_WUF1_SHIFT)) & LLWU_PF1_WUF1_MASK)
#define LLWU_PF1_WUF1 LLWU_PF1_WUF1_MASK
#define LLWU_PF1_WUF2_MASK (0x4U)
#define LLWU_PF1_WUF2_SHIFT (2U)
#define LLWU_PF1_WUF2_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF1_WUF2_SHIFT)) & LLWU_PF1_WUF2_MASK)
#define LLWU_PF1_WUF2 LLWU_PF1_WUF2_MASK
#define LLWU_PF1_WUF3_MASK (0x8U)
#define LLWU_PF1_WUF3_SHIFT (3U)
#define LLWU_PF1_WUF3_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF1_WUF3_SHIFT)) & LLWU_PF1_WUF3_MASK)
#define LLWU_PF1_WUF3 LLWU_PF1_WUF3_MASK
#define LLWU_PF1_WUF4_MASK (0x10U)
#define LLWU_PF1_WUF4_SHIFT (4U)
#define LLWU_PF1_WUF4_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF1_WUF4_SHIFT)) & LLWU_PF1_WUF4_MASK)
#define LLWU_PF1_WUF4 LLWU_PF1_WUF4_MASK
#define LLWU_PF1_WUF5_MASK (0x20U)
#define LLWU_PF1_WUF5_SHIFT (5U)
#define LLWU_PF1_WUF5_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF1_WUF5_SHIFT)) & LLWU_PF1_WUF5_MASK)
#define LLWU_PF1_WUF5 LLWU_PF1_WUF5_MASK
#define LLWU_PF1_WUF6_MASK (0x40U)
#define LLWU_PF1_WUF6_SHIFT (6U)
#define LLWU_PF1_WUF6_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF1_WUF6_SHIFT)) & LLWU_PF1_WUF6_MASK)
#define LLWU_PF1_WUF6 LLWU_PF1_WUF6_MASK
#define LLWU_PF1_WUF7_MASK (0x80U)
#define LLWU_PF1_WUF7_SHIFT (7U)
#define LLWU_PF1_WUF7_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF1_WUF7_SHIFT)) & LLWU_PF1_WUF7_MASK)
#define LLWU_PF1_WUF7 LLWU_PF1_WUF7_MASK
/*! @name PF2 - LLWU Pin Flag 2 register */
#define LLWU_PF2_WUF8_MASK (0x1U)
#define LLWU_PF2_WUF8_SHIFT (0U)
#define LLWU_PF2_WUF8_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF2_WUF8_SHIFT)) & LLWU_PF2_WUF8_MASK)
#define LLWU_PF2_WUF8 LLWU_PF2_WUF8_MASK
#define LLWU_PF2_WUF9_MASK (0x2U)
#define LLWU_PF2_WUF9_SHIFT (1U)
#define LLWU_PF2_WUF9_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF2_WUF9_SHIFT)) & LLWU_PF2_WUF9_MASK)
#define LLWU_PF2_WUF9 LLWU_PF2_WUF9_MASK
#define LLWU_PF2_WUF10_MASK (0x4U)
#define LLWU_PF2_WUF10_SHIFT (2U)
#define LLWU_PF2_WUF10_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF2_WUF10_SHIFT)) & LLWU_PF2_WUF10_MASK)
#define LLWU_PF2_WUF10 LLWU_PF2_WUF10_MASK
#define LLWU_PF2_WUF11_MASK (0x8U)
#define LLWU_PF2_WUF11_SHIFT (3U)
#define LLWU_PF2_WUF11_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF2_WUF11_SHIFT)) & LLWU_PF2_WUF11_MASK)
#define LLWU_PF2_WUF11 LLWU_PF2_WUF11_MASK
#define LLWU_PF2_WUF12_MASK (0x10U)
#define LLWU_PF2_WUF12_SHIFT (4U)
#define LLWU_PF2_WUF12_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF2_WUF12_SHIFT)) & LLWU_PF2_WUF12_MASK)
#define LLWU_PF2_WUF12 LLWU_PF2_WUF12_MASK
#define LLWU_PF2_WUF13_MASK (0x20U)
#define LLWU_PF2_WUF13_SHIFT (5U)
#define LLWU_PF2_WUF13_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF2_WUF13_SHIFT)) & LLWU_PF2_WUF13_MASK)
#define LLWU_PF2_WUF13 LLWU_PF2_WUF13_MASK
#define LLWU_PF2_WUF14_MASK (0x40U)
#define LLWU_PF2_WUF14_SHIFT (6U)
#define LLWU_PF2_WUF14_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF2_WUF14_SHIFT)) & LLWU_PF2_WUF14_MASK)
#define LLWU_PF2_WUF14 LLWU_PF2_WUF14_MASK
#define LLWU_PF2_WUF15_MASK (0x80U)
#define LLWU_PF2_WUF15_SHIFT (7U)
#define LLWU_PF2_WUF15_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF2_WUF15_SHIFT)) & LLWU_PF2_WUF15_MASK)
#define LLWU_PF2_WUF15 LLWU_PF2_WUF15_MASK
/*! @name PF3 - LLWU Pin Flag 3 register */
#define LLWU_PF3_WUF16_MASK (0x1U)
#define LLWU_PF3_WUF16_SHIFT (0U)
#define LLWU_PF3_WUF16_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF3_WUF16_SHIFT)) & LLWU_PF3_WUF16_MASK)
#define LLWU_PF3_WUF16 LLWU_PF3_WUF16_MASK
#define LLWU_PF3_WUF17_MASK (0x2U)
#define LLWU_PF3_WUF17_SHIFT (1U)
#define LLWU_PF3_WUF17_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF3_WUF17_SHIFT)) & LLWU_PF3_WUF17_MASK)
#define LLWU_PF3_WUF17 LLWU_PF3_WUF17_MASK
#define LLWU_PF3_WUF18_MASK (0x4U)
#define LLWU_PF3_WUF18_SHIFT (2U)
#define LLWU_PF3_WUF18_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF3_WUF18_SHIFT)) & LLWU_PF3_WUF18_MASK)
#define LLWU_PF3_WUF18 LLWU_PF3_WUF18_MASK
#define LLWU_PF3_WUF19_MASK (0x8U)
#define LLWU_PF3_WUF19_SHIFT (3U)
#define LLWU_PF3_WUF19_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF3_WUF19_SHIFT)) & LLWU_PF3_WUF19_MASK)
#define LLWU_PF3_WUF19 LLWU_PF3_WUF19_MASK
#define LLWU_PF3_WUF20_MASK (0x10U)
#define LLWU_PF3_WUF20_SHIFT (4U)
#define LLWU_PF3_WUF20_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF3_WUF20_SHIFT)) & LLWU_PF3_WUF20_MASK)
#define LLWU_PF3_WUF20 LLWU_PF3_WUF20_MASK
#define LLWU_PF3_WUF21_MASK (0x20U)
#define LLWU_PF3_WUF21_SHIFT (5U)
#define LLWU_PF3_WUF21_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF3_WUF21_SHIFT)) & LLWU_PF3_WUF21_MASK)
#define LLWU_PF3_WUF21 LLWU_PF3_WUF21_MASK
#define LLWU_PF3_WUF22_MASK (0x40U)
#define LLWU_PF3_WUF22_SHIFT (6U)
#define LLWU_PF3_WUF22_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF3_WUF22_SHIFT)) & LLWU_PF3_WUF22_MASK)
#define LLWU_PF3_WUF22 LLWU_PF3_WUF22_MASK
#define LLWU_PF3_WUF23_MASK (0x80U)
#define LLWU_PF3_WUF23_SHIFT (7U)
#define LLWU_PF3_WUF23_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF3_WUF23_SHIFT)) & LLWU_PF3_WUF23_MASK)
#define LLWU_PF3_WUF23 LLWU_PF3_WUF23_MASK
/*! @name PF4 - LLWU Pin Flag 4 register */
#define LLWU_PF4_WUF24_MASK (0x1U)
#define LLWU_PF4_WUF24_SHIFT (0U)
#define LLWU_PF4_WUF24_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF4_WUF24_SHIFT)) & LLWU_PF4_WUF24_MASK)
#define LLWU_PF4_WUF24 LLWU_PF4_WUF24_MASK
#define LLWU_PF4_WUF25_MASK (0x2U)
#define LLWU_PF4_WUF25_SHIFT (1U)
#define LLWU_PF4_WUF25_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF4_WUF25_SHIFT)) & LLWU_PF4_WUF25_MASK)
#define LLWU_PF4_WUF25 LLWU_PF4_WUF25_MASK
#define LLWU_PF4_WUF26_MASK (0x4U)
#define LLWU_PF4_WUF26_SHIFT (2U)
#define LLWU_PF4_WUF26_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF4_WUF26_SHIFT)) & LLWU_PF4_WUF26_MASK)
#define LLWU_PF4_WUF26 LLWU_PF4_WUF26_MASK
#define LLWU_PF4_WUF27_MASK (0x8U)
#define LLWU_PF4_WUF27_SHIFT (3U)
#define LLWU_PF4_WUF27_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF4_WUF27_SHIFT)) & LLWU_PF4_WUF27_MASK)
#define LLWU_PF4_WUF27 LLWU_PF4_WUF27_MASK
#define LLWU_PF4_WUF28_MASK (0x10U)
#define LLWU_PF4_WUF28_SHIFT (4U)
#define LLWU_PF4_WUF28_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF4_WUF28_SHIFT)) & LLWU_PF4_WUF28_MASK)
#define LLWU_PF4_WUF28 LLWU_PF4_WUF28_MASK
#define LLWU_PF4_WUF29_MASK (0x20U)
#define LLWU_PF4_WUF29_SHIFT (5U)
#define LLWU_PF4_WUF29_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF4_WUF29_SHIFT)) & LLWU_PF4_WUF29_MASK)
#define LLWU_PF4_WUF29 LLWU_PF4_WUF29_MASK
#define LLWU_PF4_WUF30_MASK (0x40U)
#define LLWU_PF4_WUF30_SHIFT (6U)
#define LLWU_PF4_WUF30_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF4_WUF30_SHIFT)) & LLWU_PF4_WUF30_MASK)
#define LLWU_PF4_WUF30 LLWU_PF4_WUF30_MASK
#define LLWU_PF4_WUF31_MASK (0x80U)
#define LLWU_PF4_WUF31_SHIFT (7U)
#define LLWU_PF4_WUF31_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_PF4_WUF31_SHIFT)) & LLWU_PF4_WUF31_MASK)
#define LLWU_PF4_WUF31 LLWU_PF4_WUF31_MASK
/*! @name MF5 - LLWU Module Flag 5 register */
#define LLWU_MF5_MWUF0_MASK (0x1U)
#define LLWU_MF5_MWUF0_SHIFT (0U)
#define LLWU_MF5_MWUF0_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_MF5_MWUF0_SHIFT)) & LLWU_MF5_MWUF0_MASK)
#define LLWU_MF5_MWUF0 LLWU_MF5_MWUF0_MASK
#define LLWU_MF5_MWUF1_MASK (0x2U)
#define LLWU_MF5_MWUF1_SHIFT (1U)
#define LLWU_MF5_MWUF1_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_MF5_MWUF1_SHIFT)) & LLWU_MF5_MWUF1_MASK)
#define LLWU_MF5_MWUF1 LLWU_MF5_MWUF1_MASK
#define LLWU_MF5_MWUF2_MASK (0x4U)
#define LLWU_MF5_MWUF2_SHIFT (2U)
#define LLWU_MF5_MWUF2_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_MF5_MWUF2_SHIFT)) & LLWU_MF5_MWUF2_MASK)
#define LLWU_MF5_MWUF2 LLWU_MF5_MWUF2_MASK
#define LLWU_MF5_MWUF3_MASK (0x8U)
#define LLWU_MF5_MWUF3_SHIFT (3U)
#define LLWU_MF5_MWUF3_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_MF5_MWUF3_SHIFT)) & LLWU_MF5_MWUF3_MASK)
#define LLWU_MF5_MWUF3 LLWU_MF5_MWUF3_MASK
#define LLWU_MF5_MWUF4_MASK (0x10U)
#define LLWU_MF5_MWUF4_SHIFT (4U)
#define LLWU_MF5_MWUF4_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_MF5_MWUF4_SHIFT)) & LLWU_MF5_MWUF4_MASK)
#define LLWU_MF5_MWUF4 LLWU_MF5_MWUF4_MASK
#define LLWU_MF5_MWUF5_MASK (0x20U)
#define LLWU_MF5_MWUF5_SHIFT (5U)
#define LLWU_MF5_MWUF5_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_MF5_MWUF5_SHIFT)) & LLWU_MF5_MWUF5_MASK)
#define LLWU_MF5_MWUF5 LLWU_MF5_MWUF5_MASK
#define LLWU_MF5_MWUF6_MASK (0x40U)
#define LLWU_MF5_MWUF6_SHIFT (6U)
#define LLWU_MF5_MWUF6_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_MF5_MWUF6_SHIFT)) & LLWU_MF5_MWUF6_MASK)
#define LLWU_MF5_MWUF6 LLWU_MF5_MWUF6_MASK
#define LLWU_MF5_MWUF7_MASK (0x80U)
#define LLWU_MF5_MWUF7_SHIFT (7U)
#define LLWU_MF5_MWUF7_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_MF5_MWUF7_SHIFT)) & LLWU_MF5_MWUF7_MASK)
#define LLWU_MF5_MWUF7 LLWU_MF5_MWUF7_MASK
/*! @name FILT1 - LLWU Pin Filter 1 register */
#define LLWU_FILT1_FILTSEL_MASK (0x1FU)
#define LLWU_FILT1_FILTSEL_SHIFT (0U)
#define LLWU_FILT1_FILTSEL_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_FILT1_FILTSEL_SHIFT)) & LLWU_FILT1_FILTSEL_MASK)
#define LLWU_FILT1_FILTSEL LLWU_FILT1_FILTSEL_MASK
#define LLWU_FILT1_FILTE_MASK (0x60U)
#define LLWU_FILT1_FILTE_SHIFT (5U)
#define LLWU_FILT1_FILTE_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_FILT1_FILTE_SHIFT)) & LLWU_FILT1_FILTE_MASK)
#define LLWU_FILT1_FILTE LLWU_FILT1_FILTE_MASK
#define LLWU_FILT1_FILTF_MASK (0x80U)
#define LLWU_FILT1_FILTF_SHIFT (7U)
#define LLWU_FILT1_FILTF_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_FILT1_FILTF_SHIFT)) & LLWU_FILT1_FILTF_MASK)
#define LLWU_FILT1_FILTF LLWU_FILT1_FILTF_MASK
/*! @name FILT2 - LLWU Pin Filter 2 register */
#define LLWU_FILT2_FILTSEL_MASK (0x1FU)
#define LLWU_FILT2_FILTSEL_SHIFT (0U)
#define LLWU_FILT2_FILTSEL_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_FILT2_FILTSEL_SHIFT)) & LLWU_FILT2_FILTSEL_MASK)
#define LLWU_FILT2_FILTSEL LLWU_FILT2_FILTSEL_MASK
#define LLWU_FILT2_FILTE_MASK (0x60U)
#define LLWU_FILT2_FILTE_SHIFT (5U)
#define LLWU_FILT2_FILTE_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_FILT2_FILTE_SHIFT)) & LLWU_FILT2_FILTE_MASK)
#define LLWU_FILT2_FILTE LLWU_FILT2_FILTE_MASK
#define LLWU_FILT2_FILTF_MASK (0x80U)
#define LLWU_FILT2_FILTF_SHIFT (7U)
#define LLWU_FILT2_FILTF_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_FILT2_FILTF_SHIFT)) & LLWU_FILT2_FILTF_MASK)
#define LLWU_FILT2_FILTF LLWU_FILT2_FILTF_MASK
/*! @name FILT3 - LLWU Pin Filter 3 register */
#define LLWU_FILT3_FILTSEL_MASK (0x1FU)
#define LLWU_FILT3_FILTSEL_SHIFT (0U)
#define LLWU_FILT3_FILTSEL_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_FILT3_FILTSEL_SHIFT)) & LLWU_FILT3_FILTSEL_MASK)
#define LLWU_FILT3_FILTSEL LLWU_FILT3_FILTSEL_MASK
#define LLWU_FILT3_FILTE_MASK (0x60U)
#define LLWU_FILT3_FILTE_SHIFT (5U)
#define LLWU_FILT3_FILTE_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_FILT3_FILTE_SHIFT)) & LLWU_FILT3_FILTE_MASK)
#define LLWU_FILT3_FILTE LLWU_FILT3_FILTE_MASK
#define LLWU_FILT3_FILTF_MASK (0x80U)
#define LLWU_FILT3_FILTF_SHIFT (7U)
#define LLWU_FILT3_FILTF_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_FILT3_FILTF_SHIFT)) & LLWU_FILT3_FILTF_MASK)
#define LLWU_FILT3_FILTF LLWU_FILT3_FILTF_MASK
/*! @name FILT4 - LLWU Pin Filter 4 register */
#define LLWU_FILT4_FILTSEL_MASK (0x1FU)
#define LLWU_FILT4_FILTSEL_SHIFT (0U)
#define LLWU_FILT4_FILTSEL_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_FILT4_FILTSEL_SHIFT)) & LLWU_FILT4_FILTSEL_MASK)
#define LLWU_FILT4_FILTSEL LLWU_FILT4_FILTSEL_MASK
#define LLWU_FILT4_FILTE_MASK (0x60U)
#define LLWU_FILT4_FILTE_SHIFT (5U)
#define LLWU_FILT4_FILTE_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_FILT4_FILTE_SHIFT)) & LLWU_FILT4_FILTE_MASK)
#define LLWU_FILT4_FILTE LLWU_FILT4_FILTE_MASK
#define LLWU_FILT4_FILTF_MASK (0x80U)
#define LLWU_FILT4_FILTF_SHIFT (7U)
#define LLWU_FILT4_FILTF_SET(x) (((uint8_t)(((uint8_t)(x)) << LLWU_FILT4_FILTF_SHIFT)) & LLWU_FILT4_FILTF_MASK)
#define LLWU_FILT4_FILTF LLWU_FILT4_FILTF_MASK
/*!
* @}
*/ /* end of group LLWU_Register_Masks */
/* LLWU - Peripheral instance base addresses */
/** Peripheral LLWU base address */
#define LLWU_BASE (0x4007C000u)
/** Peripheral LLWU base pointer */
#define LLWU ((LLWU_TypeDef *)LLWU_BASE)
/** Array initializer of LLWU peripheral base addresses */
#define LLWU_BASE_ADDRS { LLWU_BASE }
/** Array initializer of LLWU peripheral base pointers */
#define LLWU_BASE_PTRS { LLWU }
/** Interrupt vectors for the LLWU peripheral type */
#define LLWU_IRQS { LLWU_IRQn }
/*!
* @}
*/ /* end of group LLWU_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- LMEM Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup LMEM_Peripheral_Access_Layer LMEM Peripheral Access Layer
* @{
*/
/** LMEM - Register Layout Typedef */
typedef struct {
__IO uint32_t PCCCR; /**< Cache control register, offset: 0x0 */
__IO uint32_t PCCLCR; /**< Cache line control register, offset: 0x4 */
__IO uint32_t PCCSAR; /**< Cache search address register, offset: 0x8 */
__IO uint32_t PCCCVR; /**< Cache read/write value register, offset: 0xC */
uint8_t RESERVED_0[16];
__IO uint32_t PCCRMR; /**< Cache regions mode register, offset: 0x20 */
} LMEM_TypeDef;
/* ----------------------------------------------------------------------------
-- LMEM Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup LMEM_Register_Masks LMEM Register Masks
* @{
*/
/*! @name PCCCR - Cache control register */
#define LMEM_PCCCR_ENCACHE_MASK (0x1U)
#define LMEM_PCCCR_ENCACHE_SHIFT (0U)
#define LMEM_PCCCR_ENCACHE_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCCR_ENCACHE_SHIFT)) & LMEM_PCCCR_ENCACHE_MASK)
#define LMEM_PCCCR_ENCACHE LMEM_PCCCR_ENCACHE_MASK
#define LMEM_PCCCR_ENWRBUF_MASK (0x2U)
#define LMEM_PCCCR_ENWRBUF_SHIFT (1U)
#define LMEM_PCCCR_ENWRBUF_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCCR_ENWRBUF_SHIFT)) & LMEM_PCCCR_ENWRBUF_MASK)
#define LMEM_PCCCR_ENWRBUF LMEM_PCCCR_ENWRBUF_MASK
#define LMEM_PCCCR_PCCR2_MASK (0x4U)
#define LMEM_PCCCR_PCCR2_SHIFT (2U)
#define LMEM_PCCCR_PCCR2_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCCR_PCCR2_SHIFT)) & LMEM_PCCCR_PCCR2_MASK)
#define LMEM_PCCCR_PCCR2 LMEM_PCCCR_PCCR2_MASK
#define LMEM_PCCCR_PCCR3_MASK (0x8U)
#define LMEM_PCCCR_PCCR3_SHIFT (3U)
#define LMEM_PCCCR_PCCR3_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCCR_PCCR3_SHIFT)) & LMEM_PCCCR_PCCR3_MASK)
#define LMEM_PCCCR_PCCR3 LMEM_PCCCR_PCCR3_MASK
#define LMEM_PCCCR_INVW0_MASK (0x1000000U)
#define LMEM_PCCCR_INVW0_SHIFT (24U)
#define LMEM_PCCCR_INVW0_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCCR_INVW0_SHIFT)) & LMEM_PCCCR_INVW0_MASK)
#define LMEM_PCCCR_INVW0 LMEM_PCCCR_INVW0_MASK
#define LMEM_PCCCR_PUSHW0_MASK (0x2000000U)
#define LMEM_PCCCR_PUSHW0_SHIFT (25U)
#define LMEM_PCCCR_PUSHW0_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCCR_PUSHW0_SHIFT)) & LMEM_PCCCR_PUSHW0_MASK)
#define LMEM_PCCCR_PUSHW0 LMEM_PCCCR_PUSHW0_MASK
#define LMEM_PCCCR_INVW1_MASK (0x4000000U)
#define LMEM_PCCCR_INVW1_SHIFT (26U)
#define LMEM_PCCCR_INVW1_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCCR_INVW1_SHIFT)) & LMEM_PCCCR_INVW1_MASK)
#define LMEM_PCCCR_INVW1 LMEM_PCCCR_INVW1_MASK
#define LMEM_PCCCR_PUSHW1_MASK (0x8000000U)
#define LMEM_PCCCR_PUSHW1_SHIFT (27U)
#define LMEM_PCCCR_PUSHW1_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCCR_PUSHW1_SHIFT)) & LMEM_PCCCR_PUSHW1_MASK)
#define LMEM_PCCCR_PUSHW1 LMEM_PCCCR_PUSHW1_MASK
#define LMEM_PCCCR_GO_MASK (0x80000000U)
#define LMEM_PCCCR_GO_SHIFT (31U)
#define LMEM_PCCCR_GO_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCCR_GO_SHIFT)) & LMEM_PCCCR_GO_MASK)
#define LMEM_PCCCR_GO LMEM_PCCCR_GO_MASK
/*! @name PCCLCR - Cache line control register */
#define LMEM_PCCLCR_LGO_MASK (0x1U)
#define LMEM_PCCLCR_LGO_SHIFT (0U)
#define LMEM_PCCLCR_LGO_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCLCR_LGO_SHIFT)) & LMEM_PCCLCR_LGO_MASK)
#define LMEM_PCCLCR_LGO LMEM_PCCLCR_LGO_MASK
#define LMEM_PCCLCR_CACHEADDR_MASK (0xFFCU)
#define LMEM_PCCLCR_CACHEADDR_SHIFT (2U)
#define LMEM_PCCLCR_CACHEADDR_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCLCR_CACHEADDR_SHIFT)) & LMEM_PCCLCR_CACHEADDR_MASK)
#define LMEM_PCCLCR_CACHEADDR LMEM_PCCLCR_CACHEADDR_MASK
#define LMEM_PCCLCR_WSEL_MASK (0x4000U)
#define LMEM_PCCLCR_WSEL_SHIFT (14U)
#define LMEM_PCCLCR_WSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCLCR_WSEL_SHIFT)) & LMEM_PCCLCR_WSEL_MASK)
#define LMEM_PCCLCR_WSEL LMEM_PCCLCR_WSEL_MASK
#define LMEM_PCCLCR_TDSEL_MASK (0x10000U)
#define LMEM_PCCLCR_TDSEL_SHIFT (16U)
#define LMEM_PCCLCR_TDSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCLCR_TDSEL_SHIFT)) & LMEM_PCCLCR_TDSEL_MASK)
#define LMEM_PCCLCR_TDSEL LMEM_PCCLCR_TDSEL_MASK
#define LMEM_PCCLCR_LCIVB_MASK (0x100000U)
#define LMEM_PCCLCR_LCIVB_SHIFT (20U)
#define LMEM_PCCLCR_LCIVB_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCLCR_LCIVB_SHIFT)) & LMEM_PCCLCR_LCIVB_MASK)
#define LMEM_PCCLCR_LCIVB LMEM_PCCLCR_LCIVB_MASK
#define LMEM_PCCLCR_LCIMB_MASK (0x200000U)
#define LMEM_PCCLCR_LCIMB_SHIFT (21U)
#define LMEM_PCCLCR_LCIMB_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCLCR_LCIMB_SHIFT)) & LMEM_PCCLCR_LCIMB_MASK)
#define LMEM_PCCLCR_LCIMB LMEM_PCCLCR_LCIMB_MASK
#define LMEM_PCCLCR_LCWAY_MASK (0x400000U)
#define LMEM_PCCLCR_LCWAY_SHIFT (22U)
#define LMEM_PCCLCR_LCWAY_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCLCR_LCWAY_SHIFT)) & LMEM_PCCLCR_LCWAY_MASK)
#define LMEM_PCCLCR_LCWAY LMEM_PCCLCR_LCWAY_MASK
#define LMEM_PCCLCR_LCMD_MASK (0x3000000U)
#define LMEM_PCCLCR_LCMD_SHIFT (24U)
#define LMEM_PCCLCR_LCMD_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCLCR_LCMD_SHIFT)) & LMEM_PCCLCR_LCMD_MASK)
#define LMEM_PCCLCR_LCMD LMEM_PCCLCR_LCMD_MASK
#define LMEM_PCCLCR_LADSEL_MASK (0x4000000U)
#define LMEM_PCCLCR_LADSEL_SHIFT (26U)
#define LMEM_PCCLCR_LADSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCLCR_LADSEL_SHIFT)) & LMEM_PCCLCR_LADSEL_MASK)
#define LMEM_PCCLCR_LADSEL LMEM_PCCLCR_LADSEL_MASK
#define LMEM_PCCLCR_LACC_MASK (0x8000000U)
#define LMEM_PCCLCR_LACC_SHIFT (27U)
#define LMEM_PCCLCR_LACC_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCLCR_LACC_SHIFT)) & LMEM_PCCLCR_LACC_MASK)
#define LMEM_PCCLCR_LACC LMEM_PCCLCR_LACC_MASK
/*! @name PCCSAR - Cache search address register */
#define LMEM_PCCSAR_LGO_MASK (0x1U)
#define LMEM_PCCSAR_LGO_SHIFT (0U)
#define LMEM_PCCSAR_LGO_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCSAR_LGO_SHIFT)) & LMEM_PCCSAR_LGO_MASK)
#define LMEM_PCCSAR_LGO LMEM_PCCSAR_LGO_MASK
#define LMEM_PCCSAR_PHYADDR_MASK (0xFFFFFFFCU)
#define LMEM_PCCSAR_PHYADDR_SHIFT (2U)
#define LMEM_PCCSAR_PHYADDR_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCSAR_PHYADDR_SHIFT)) & LMEM_PCCSAR_PHYADDR_MASK)
#define LMEM_PCCSAR_PHYADDR LMEM_PCCSAR_PHYADDR_MASK
/*! @name PCCCVR - Cache read/write value register */
#define LMEM_PCCCVR_DATA_MASK (0xFFFFFFFFU)
#define LMEM_PCCCVR_DATA_SHIFT (0U)
#define LMEM_PCCCVR_DATA_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCCVR_DATA_SHIFT)) & LMEM_PCCCVR_DATA_MASK)
#define LMEM_PCCCVR_DATA LMEM_PCCCVR_DATA_MASK
/*! @name PCCRMR - Cache regions mode register */
#define LMEM_PCCRMR_R15_MASK (0x3U)
#define LMEM_PCCRMR_R15_SHIFT (0U)
#define LMEM_PCCRMR_R15_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCRMR_R15_SHIFT)) & LMEM_PCCRMR_R15_MASK)
#define LMEM_PCCRMR_R15 LMEM_PCCRMR_R15_MASK
#define LMEM_PCCRMR_R14_MASK (0xCU)
#define LMEM_PCCRMR_R14_SHIFT (2U)
#define LMEM_PCCRMR_R14_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCRMR_R14_SHIFT)) & LMEM_PCCRMR_R14_MASK)
#define LMEM_PCCRMR_R14 LMEM_PCCRMR_R14_MASK
#define LMEM_PCCRMR_R13_MASK (0x30U)
#define LMEM_PCCRMR_R13_SHIFT (4U)
#define LMEM_PCCRMR_R13_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCRMR_R13_SHIFT)) & LMEM_PCCRMR_R13_MASK)
#define LMEM_PCCRMR_R13 LMEM_PCCRMR_R13_MASK
#define LMEM_PCCRMR_R12_MASK (0xC0U)
#define LMEM_PCCRMR_R12_SHIFT (6U)
#define LMEM_PCCRMR_R12_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCRMR_R12_SHIFT)) & LMEM_PCCRMR_R12_MASK)
#define LMEM_PCCRMR_R12 LMEM_PCCRMR_R12_MASK
#define LMEM_PCCRMR_R11_MASK (0x300U)
#define LMEM_PCCRMR_R11_SHIFT (8U)
#define LMEM_PCCRMR_R11_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCRMR_R11_SHIFT)) & LMEM_PCCRMR_R11_MASK)
#define LMEM_PCCRMR_R11 LMEM_PCCRMR_R11_MASK
#define LMEM_PCCRMR_R10_MASK (0xC00U)
#define LMEM_PCCRMR_R10_SHIFT (10U)
#define LMEM_PCCRMR_R10_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCRMR_R10_SHIFT)) & LMEM_PCCRMR_R10_MASK)
#define LMEM_PCCRMR_R10 LMEM_PCCRMR_R10_MASK
#define LMEM_PCCRMR_R9_MASK (0x3000U)
#define LMEM_PCCRMR_R9_SHIFT (12U)
#define LMEM_PCCRMR_R9_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCRMR_R9_SHIFT)) & LMEM_PCCRMR_R9_MASK)
#define LMEM_PCCRMR_R9 LMEM_PCCRMR_R9_MASK
#define LMEM_PCCRMR_R8_MASK (0xC000U)
#define LMEM_PCCRMR_R8_SHIFT (14U)
#define LMEM_PCCRMR_R8_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCRMR_R8_SHIFT)) & LMEM_PCCRMR_R8_MASK)
#define LMEM_PCCRMR_R8 LMEM_PCCRMR_R8_MASK
#define LMEM_PCCRMR_R7_MASK (0x30000U)
#define LMEM_PCCRMR_R7_SHIFT (16U)
#define LMEM_PCCRMR_R7_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCRMR_R7_SHIFT)) & LMEM_PCCRMR_R7_MASK)
#define LMEM_PCCRMR_R7 LMEM_PCCRMR_R7_MASK
#define LMEM_PCCRMR_R6_MASK (0xC0000U)
#define LMEM_PCCRMR_R6_SHIFT (18U)
#define LMEM_PCCRMR_R6_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCRMR_R6_SHIFT)) & LMEM_PCCRMR_R6_MASK)
#define LMEM_PCCRMR_R6 LMEM_PCCRMR_R6_MASK
#define LMEM_PCCRMR_R5_MASK (0x300000U)
#define LMEM_PCCRMR_R5_SHIFT (20U)
#define LMEM_PCCRMR_R5_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCRMR_R5_SHIFT)) & LMEM_PCCRMR_R5_MASK)
#define LMEM_PCCRMR_R5 LMEM_PCCRMR_R5_MASK
#define LMEM_PCCRMR_R4_MASK (0xC00000U)
#define LMEM_PCCRMR_R4_SHIFT (22U)
#define LMEM_PCCRMR_R4_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCRMR_R4_SHIFT)) & LMEM_PCCRMR_R4_MASK)
#define LMEM_PCCRMR_R4 LMEM_PCCRMR_R4_MASK
#define LMEM_PCCRMR_R3_MASK (0x3000000U)
#define LMEM_PCCRMR_R3_SHIFT (24U)
#define LMEM_PCCRMR_R3_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCRMR_R3_SHIFT)) & LMEM_PCCRMR_R3_MASK)
#define LMEM_PCCRMR_R3 LMEM_PCCRMR_R3_MASK
#define LMEM_PCCRMR_R2_MASK (0xC000000U)
#define LMEM_PCCRMR_R2_SHIFT (26U)
#define LMEM_PCCRMR_R2_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCRMR_R2_SHIFT)) & LMEM_PCCRMR_R2_MASK)
#define LMEM_PCCRMR_R2 LMEM_PCCRMR_R2_MASK
#define LMEM_PCCRMR_R1_MASK (0x30000000U)
#define LMEM_PCCRMR_R1_SHIFT (28U)
#define LMEM_PCCRMR_R1_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCRMR_R1_SHIFT)) & LMEM_PCCRMR_R1_MASK)
#define LMEM_PCCRMR_R1 LMEM_PCCRMR_R1_MASK
#define LMEM_PCCRMR_R0_MASK (0xC0000000U)
#define LMEM_PCCRMR_R0_SHIFT (30U)
#define LMEM_PCCRMR_R0_SET(x) (((uint32_t)(((uint32_t)(x)) << LMEM_PCCRMR_R0_SHIFT)) & LMEM_PCCRMR_R0_MASK)
#define LMEM_PCCRMR_R0 LMEM_PCCRMR_R0_MASK
/*!
* @}
*/ /* end of group LMEM_Register_Masks */
/* LMEM - Peripheral instance base addresses */
/** Peripheral LMEM base address */
#define LMEM_BASE (0xE0082000u)
/** Peripheral LMEM base pointer */
#define LMEM ((LMEM_TypeDef *)LMEM_BASE)
/** Array initializer of LMEM peripheral base addresses */
#define LMEM_BASE_ADDRS { LMEM_BASE }
/** Array initializer of LMEM peripheral base pointers */
#define LMEM_BASE_PTRS { LMEM }
/*!
* @}
*/ /* end of group LMEM_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- LPTMR Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup LPTMR_Peripheral_Access_Layer LPTMR Peripheral Access Layer
* @{
*/
/** LPTMR - Register Layout Typedef */
typedef struct {
__IO uint32_t CSR; /**< Low Power Timer Control Status Register, offset: 0x0 */
__IO uint32_t PSR; /**< Low Power Timer Prescale Register, offset: 0x4 */
__IO uint32_t CMR; /**< Low Power Timer Compare Register, offset: 0x8 */
__IO uint32_t CNR; /**< Low Power Timer Counter Register, offset: 0xC */
} LPTMR_TypeDef;
/* ----------------------------------------------------------------------------
-- LPTMR Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup LPTMR_Register_Masks LPTMR Register Masks
* @{
*/
/*! @name CSR - Low Power Timer Control Status Register */
#define LPTMRx_CSR_TEN_MASK (0x1U)
#define LPTMRx_CSR_TEN_SHIFT (0U)
#define LPTMRx_CSR_TEN_SET(x) (((uint32_t)(((uint32_t)(x)) << LPTMRx_CSR_TEN_SHIFT)) & LPTMRx_CSR_TEN_MASK)
#define LPTMRx_CSR_TEN LPTMRx_CSR_TEN_SET(1)
#define LPTMRx_CSR_TMS_MASK (0x2U)
#define LPTMRx_CSR_TMS_SHIFT (1U)
#define LPTMRx_CSR_TMS_SET(x) (((uint32_t)(((uint32_t)(x)) << LPTMRx_CSR_TMS_SHIFT)) & LPTMRx_CSR_TMS_MASK)
#define LPTMRx_CSR_TMS LPTMRx_CSR_TMS_MASK
#define LPTMRx_CSR_TFC_MASK (0x4U)
#define LPTMRx_CSR_TFC_SHIFT (2U)
#define LPTMRx_CSR_TFC_SET(x) (((uint32_t)(((uint32_t)(x)) << LPTMRx_CSR_TFC_SHIFT)) & LPTMRx_CSR_TFC_MASK)
#define LPTMRx_CSR_TFC LPTMRx_CSR_TFC_MASK
#define LPTMRx_CSR_TPP_MASK (0x8U)
#define LPTMRx_CSR_TPP_SHIFT (3U)
#define LPTMRx_CSR_TPP_SET(x) (((uint32_t)(((uint32_t)(x)) << LPTMRx_CSR_TPP_SHIFT)) & LPTMRx_CSR_TPP_MASK)
#define LPTMRx_CSR_TPP LPTMRx_CSR_TPP_MASK
#define LPTMRx_CSR_TPS_MASK (0x30U)
#define LPTMRx_CSR_TPS_SHIFT (4U)
#define LPTMRx_CSR_TPS_SET(x) (((uint32_t)(((uint32_t)(x)) << LPTMRx_CSR_TPS_SHIFT)) & LPTMRx_CSR_TPS_MASK)
#define LPTMRx_CSR_TPS LPTMRx_CSR_TPS_MASK
#define LPTMRx_CSR_TIE_MASK (0x40U)
#define LPTMRx_CSR_TIE_SHIFT (6U)
#define LPTMRx_CSR_TIE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPTMRx_CSR_TIE_SHIFT)) & LPTMRx_CSR_TIE_MASK)
#define LPTMRx_CSR_TIE LPTMRx_CSR_TIE_SET(1)
#define LPTMRx_CSR_TCF_MASK (0x80U)
#define LPTMRx_CSR_TCF_SHIFT (7U)
#define LPTMRx_CSR_TCF_SET(x) (((uint32_t)(((uint32_t)(x)) << LPTMRx_CSR_TCF_SHIFT)) & LPTMRx_CSR_TCF_MASK)
#define LPTMRx_CSR_TCF LPTMRx_CSR_TCF_SET(1)
/*! @name PSR - Low Power Timer Prescale Register */
#define LPTMRx_PSR_PCS_MASK (0x3U)
#define LPTMRx_PSR_PCS_SHIFT (0U)
#define LPTMRx_PSR_PCS(x) (((uint32_t)(((uint32_t)(x)) << LPTMRx_PSR_PCS_SHIFT)) & LPTMRx_PSR_PCS_MASK)
#define LPTMRx_PSR_PBYP_MASK (0x4U)
#define LPTMRx_PSR_PBYP_SHIFT (2U)
#define LPTMRx_PSR_PBYP_SET(x) (((uint32_t)(((uint32_t)(x)) << LPTMRx_PSR_PBYP_SHIFT)) & LPTMRx_PSR_PBYP_MASK)
#define LPTMRx_PSR_PBYP LPTMRx_PSR_PBYP_MASK
#define LPTMRx_PSR_PRESCALE_MASK (0x78U)
#define LPTMRx_PSR_PRESCALE_SHIFT (3U)
#define LPTMRx_PSR_PRESCALE(x) (((uint32_t)(((uint32_t)(x)) << LPTMRx_PSR_PRESCALE_SHIFT)) & LPTMRx_PSR_PRESCALE_MASK)
/*! @name CMR - Low Power Timer Compare Register */
#define LPTMRx_CMR_COMPARE_MASK (0xFFFFU)
#define LPTMRx_CMR_COMPARE_SHIFT (0U)
#define LPTMRx_CMR_COMPARE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPTMR_CMR_COMPARE_SHIFT)) & LPTMR_CMR_COMPARE_MASK)
#define LPTMRx_CMR_COMPARE LPTMRx_CMR_COMPARE_MASK
/*! @name CNR - Low Power Timer Counter Register */
#define LPTMRx_CNR_COUNTER_MASK (0xFFFFU)
#define LPTMRx_CNR_COUNTER_SHIFT (0U)
#define LPTMRx_CNR_COUNTER_SET(x) (((uint32_t)(((uint32_t)(x)) << LPTMR_CNR_COUNTER_SHIFT)) & LPTMR_CNR_COUNTER_MASK)
#define LPTMRx_CNR_COUNTER LPTMRx_CNR_COUNTER_MASK
/*!
* @}
*/ /* end of group LPTMR_Register_Masks */
/* LPTMR - Peripheral instance base addresses */
/** Peripheral LPTMR0 base address */
#define LPTMR0_BASE (0x40040000u)
/** Peripheral LPTMR0 base pointer */
#define LPTMR0 ((LPTMR_TypeDef *)LPTMR0_BASE)
/** Array initializer of LPTMR peripheral base addresses */
#define LPTMRx_BASE_ADDRS { LPTMR0_BASE }
/** Array initializer of LPTMR peripheral base pointers */
#define LPTMRx_BASE_PTRS { LPTMR0 }
/** Interrupt vectors for the LPTMR peripheral type */
#define LPTMRx_IRQS { LPTMR0_IRQn }
/*!
* @}
*/ /* end of group LPTMR_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- LPUART Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup LPUARTx_Peripheral_Access_Layer LPUART Peripheral Access Layer
* @{
*/
/** LPUART - Register Layout Typedef */
typedef struct {
__IO uint32_t BAUD; /**< LPUART Baud Rate Register, offset: 0x0 */
__IO uint32_t STAT; /**< LPUART Status Register, offset: 0x4 */
__IO uint32_t CTRL; /**< LPUART Control Register, offset: 0x8 */
__IO uint32_t DATA; /**< LPUART Data Register, offset: 0xC */
__IO uint32_t MATCH; /**< LPUART Match Address Register, offset: 0x10 */
__IO uint32_t MODIR; /**< LPUART Modem IrDA Register, offset: 0x14 */
} LPUART_TypeDef;
/* ----------------------------------------------------------------------------
-- LPUART Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup LPUARTx_Register_Masks LPUART Register Masks
* @{
*/
/*! @name BAUD - LPUART Baud Rate Register */
#define LPUARTx_BAUD_SBR_MASK (0x1FFFU)
#define LPUARTx_BAUD_SBR_SHIFT (0U)
#define LPUARTx_BAUD_SBR_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_BAUD_SBR_SHIFT)) & LPUARTx_BAUD_SBR_MASK)
#define LPUARTx_BAUD_SBR LPUARTx_BAUD_SBR_MASK
#define LPUARTx_BAUD_SBNS_MASK (0x2000U)
#define LPUARTx_BAUD_SBNS_SHIFT (13U)
#define LPUARTx_BAUD_SBNS_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_BAUD_SBNS_SHIFT)) & LPUARTx_BAUD_SBNS_MASK)
#define LPUARTx_BAUD_SBNS LPUARTx_BAUD_SBNS_MASK
#define LPUARTx_BAUD_RXEDGIE_MASK (0x4000U)
#define LPUARTx_BAUD_RXEDGIE_SHIFT (14U)
#define LPUARTx_BAUD_RXEDGIE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_BAUD_RXEDGIE_SHIFT)) & LPUARTx_BAUD_RXEDGIE_MASK)
#define LPUARTx_BAUD_RXEDGIE LPUARTx_BAUD_RXEDGIE_MASK
#define LPUARTx_BAUD_LBKDIE_MASK (0x8000U)
#define LPUARTx_BAUD_LBKDIE_SHIFT (15U)
#define LPUARTx_BAUD_LBKDIE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_BAUD_LBKDIE_SHIFT)) & LPUARTx_BAUD_LBKDIE_MASK)
#define LPUARTx_BAUD_LBKDIE LPUARTx_BAUD_LBKDIE_MASK
#define LPUARTx_BAUD_RESYNCDIS_MASK (0x10000U)
#define LPUARTx_BAUD_RESYNCDIS_SHIFT (16U)
#define LPUARTx_BAUD_RESYNCDIS_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_BAUD_RESYNCDIS_SHIFT)) & LPUARTx_BAUD_RESYNCDIS_MASK)
#define LPUARTx_BAUD_RESYNCDIS LPUARTx_BAUD_RESYNCDIS_MASK
#define LPUARTx_BAUD_BOTHEDGE_MASK (0x20000U)
#define LPUARTx_BAUD_BOTHEDGE_SHIFT (17U)
#define LPUARTx_BAUD_BOTHEDGE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_BAUD_BOTHEDGE_SHIFT)) & LPUARTx_BAUD_BOTHEDGE_MASK)
#define LPUARTx_BAUD_BOTHEDGE LPUARTx_BAUD_BOTHEDGE_MASK
#define LPUARTx_BAUD_MATCFG_MASK (0xC0000U)
#define LPUARTx_BAUD_MATCFG_SHIFT (18U)
#define LPUARTx_BAUD_MATCFG_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_BAUD_MATCFG_SHIFT)) & LPUARTx_BAUD_MATCFG_MASK)
#define LPUARTx_BAUD_MATCFG LPUARTx_BAUD_MATCFG_MASK
#define LPUARTx_BAUD_RDMAE_MASK (0x200000U)
#define LPUARTx_BAUD_RDMAE_SHIFT (21U)
#define LPUARTx_BAUD_RDMAE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_BAUD_RDMAE_SHIFT)) & LPUARTx_BAUD_RDMAE_MASK)
#define LPUARTx_BAUD_RDMAE LPUARTx_BAUD_RDMAE_MASK
#define LPUARTx_BAUD_TDMAE_MASK (0x800000U)
#define LPUARTx_BAUD_TDMAE_SHIFT (23U)
#define LPUARTx_BAUD_TDMAE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_BAUD_TDMAE_SHIFT)) & LPUARTx_BAUD_TDMAE_MASK)
#define LPUARTx_BAUD_TDMAE LPUARTx_BAUD_TDMAE_MASK
#define LPUARTx_BAUD_OSR_MASK (0x1F000000U)
#define LPUARTx_BAUD_OSR_SHIFT (24U)
#define LPUARTx_BAUD_OSR_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_BAUD_OSR_SHIFT)) & LPUARTx_BAUD_OSR_MASK)
#define LPUARTx_BAUD_OSR LPUARTx_BAUD_OSR_MASK
#define LPUARTx_BAUD_M10_MASK (0x20000000U)
#define LPUARTx_BAUD_M10_SHIFT (29U)
#define LPUARTx_BAUD_M10_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_BAUD_M10_SHIFT)) & LPUARTx_BAUD_M10_MASK)
#define LPUARTx_BAUD_M10 LPUARTx_BAUD_M10_MASK
#define LPUARTx_BAUD_MAEN2_MASK (0x40000000U)
#define LPUARTx_BAUD_MAEN2_SHIFT (30U)
#define LPUARTx_BAUD_MAEN2_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_BAUD_MAEN2_SHIFT)) & LPUARTx_BAUD_MAEN2_MASK)
#define LPUARTx_BAUD_MAEN2 LPUARTx_BAUD_MAEN2_MASK
#define LPUARTx_BAUD_MAEN1_MASK (0x80000000U)
#define LPUARTx_BAUD_MAEN1_SHIFT (31U)
#define LPUARTx_BAUD_MAEN1_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_BAUD_MAEN1_SHIFT)) & LPUARTx_BAUD_MAEN1_MASK)
#define LPUARTx_BAUD_MAEN1 LPUARTx_BAUD_MAEN1_MASK
/*! @name STAT - LPUART Status Register */
#define LPUARTx_STAT_MA2F_MASK (0x4000U)
#define LPUARTx_STAT_MA2F_SHIFT (14U)
#define LPUARTx_STAT_MA2F_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_STAT_MA2F_SHIFT)) & LPUARTx_STAT_MA2F_MASK)
#define LPUARTx_STAT_MA2F LPUARTx_STAT_MA2F_MASK
#define LPUARTx_STAT_MA1F_MASK (0x8000U)
#define LPUARTx_STAT_MA1F_SHIFT (15U)
#define LPUARTx_STAT_MA1F_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_STAT_MA1F_SHIFT)) & LPUARTx_STAT_MA1F_MASK)
#define LPUARTx_STAT_MA1F LPUARTx_STAT_MA1F_MASK
#define LPUARTx_STAT_PF_MASK (0x10000U)
#define LPUARTx_STAT_PF_SHIFT (16U)
#define LPUARTx_STAT_PF_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_STAT_PF_SHIFT)) & LPUARTx_STAT_PF_MASK)
#define LPUARTx_STAT_PF LPUARTx_STAT_PF_MASK
#define LPUARTx_STAT_FE_MASK (0x20000U)
#define LPUARTx_STAT_FE_SHIFT (17U)
#define LPUARTx_STAT_FE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_STAT_FE_SHIFT)) & LPUARTx_STAT_FE_MASK)
#define LPUARTx_STAT_FE LPUARTx_STAT_FE_MASK
#define LPUARTx_STAT_NF_MASK (0x40000U)
#define LPUARTx_STAT_NF_SHIFT (18U)
#define LPUARTx_STAT_NF_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_STAT_NF_SHIFT)) & LPUARTx_STAT_NF_MASK)
#define LPUARTx_STAT_NF LPUARTx_STAT_NF_MASK
#define LPUARTx_STAT_OR_MASK (0x80000U)
#define LPUARTx_STAT_OR_SHIFT (19U)
#define LPUARTx_STAT_OR_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_STAT_OR_SHIFT)) & LPUARTx_STAT_OR_MASK)
#define LPUARTx_STAT_OR LPUARTx_STAT_OR_MASK
#define LPUARTx_STAT_IDLE_MASK (0x100000U)
#define LPUARTx_STAT_IDLE_SHIFT (20U)
#define LPUARTx_STAT_IDLE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_STAT_IDLE_SHIFT)) & LPUARTx_STAT_IDLE_MASK)
#define LPUARTx_STAT_IDLE LPUARTx_STAT_IDLE_MASK
#define LPUARTx_STAT_RDRF_MASK (0x200000U)
#define LPUARTx_STAT_RDRF_SHIFT (21U)
#define LPUARTx_STAT_RDRF_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_STAT_RDRF_SHIFT)) & LPUARTx_STAT_RDRF_MASK)
#define LPUARTx_STAT_RDRF LPUARTx_STAT_RDRF_MASK
#define LPUARTx_STAT_TC_MASK (0x400000U)
#define LPUARTx_STAT_TC_SHIFT (22U)
#define LPUARTx_STAT_TC_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_STAT_TC_SHIFT)) & LPUARTx_STAT_TC_MASK)
#define LPUARTx_STAT_TC LPUARTx_STAT_TC_MASK
#define LPUARTx_STAT_TDRE_MASK (0x800000U)
#define LPUARTx_STAT_TDRE_SHIFT (23U)
#define LPUARTx_STAT_TDRE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_STAT_TDRE_SHIFT)) & LPUARTx_STAT_TDRE_MASK)
#define LPUARTx_STAT_TDRE LPUARTx_STAT_TDRE_MASK
#define LPUARTx_STAT_RAF_MASK (0x1000000U)
#define LPUARTx_STAT_RAF_SHIFT (24U)
#define LPUARTx_STAT_RAF_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_STAT_RAF_SHIFT)) & LPUARTx_STAT_RAF_MASK)
#define LPUARTx_STAT_RAF LPUARTx_STAT_RAF_MASK
#define LPUARTx_STAT_LBKDE_MASK (0x2000000U)
#define LPUARTx_STAT_LBKDE_SHIFT (25U)
#define LPUARTx_STAT_LBKDE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_STAT_LBKDE_SHIFT)) & LPUARTx_STAT_LBKDE_MASK)
#define LPUARTx_STAT_LBKDE LPUARTx_STAT_LBKDE_MASK
#define LPUARTx_STAT_BRK13_MASK (0x4000000U)
#define LPUARTx_STAT_BRK13_SHIFT (26U)
#define LPUARTx_STAT_BRK13_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_STAT_BRK13_SHIFT)) & LPUARTx_STAT_BRK13_MASK)
#define LPUARTx_STAT_BRK13 LPUARTx_STAT_BRK13_MASK
#define LPUARTx_STAT_RWUID_MASK (0x8000000U)
#define LPUARTx_STAT_RWUID_SHIFT (27U)
#define LPUARTx_STAT_RWUID_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_STAT_RWUID_SHIFT)) & LPUARTx_STAT_RWUID_MASK)
#define LPUARTx_STAT_RWUID LPUARTx_STAT_RWUID_MASK
#define LPUARTx_STAT_RXINV_MASK (0x10000000U)
#define LPUARTx_STAT_RXINV_SHIFT (28U)
#define LPUARTx_STAT_RXINV_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_STAT_RXINV_SHIFT)) & LPUARTx_STAT_RXINV_MASK)
#define LPUARTx_STAT_RXINV LPUARTx_STAT_RXINV_MASK
#define LPUARTx_STAT_MSBF_MASK (0x20000000U)
#define LPUARTx_STAT_MSBF_SHIFT (29U)
#define LPUARTx_STAT_MSBF_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_STAT_MSBF_SHIFT)) & LPUARTx_STAT_MSBF_MASK)
#define LPUARTx_STAT_MSBF LPUARTx_STAT_MSBF_MASK
#define LPUARTx_STAT_RXEDGIF_MASK (0x40000000U)
#define LPUARTx_STAT_RXEDGIF_SHIFT (30U)
#define LPUARTx_STAT_RXEDGIF_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_STAT_RXEDGIF_SHIFT)) & LPUARTx_STAT_RXEDGIF_MASK)
#define LPUARTx_STAT_RXEDGIF LPUARTx_STAT_RXEDGIF_MASK
#define LPUARTx_STAT_LBKDIF_MASK (0x80000000U)
#define LPUARTx_STAT_LBKDIF_SHIFT (31U)
#define LPUARTx_STAT_LBKDIF_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_STAT_LBKDIF_SHIFT)) & LPUARTx_STAT_LBKDIF_MASK)
#define LPUARTx_STAT_LBKDIF LPUARTx_STAT_LBKDIF_MASK
/*! @name CTRL - LPUART Control Register */
#define LPUARTx_CTRL_PT_MASK (0x1U)
#define LPUARTx_CTRL_PT_SHIFT (0U)
#define LPUARTx_CTRL_PT_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_PT_SHIFT)) & LPUARTx_CTRL_PT_MASK)
#define LPUARTx_CTRL_PT LPUARTx_CTRL_PT_MASK
#define LPUARTx_CTRL_PE_MASK (0x2U)
#define LPUARTx_CTRL_PE_SHIFT (1U)
#define LPUARTx_CTRL_PE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_PE_SHIFT)) & LPUARTx_CTRL_PE_MASK)
#define LPUARTx_CTRL_PE LPUARTx_CTRL_PE_MASK
#define LPUARTx_CTRL_ILT_MASK (0x4U)
#define LPUARTx_CTRL_ILT_SHIFT (2U)
#define LPUARTx_CTRL_ILT_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_ILT_SHIFT)) & LPUARTx_CTRL_ILT_MASK)
#define LPUARTx_CTRL_ILT LPUARTx_CTRL_ILT_MASK
#define LPUARTx_CTRL_WAKE_MASK (0x8U)
#define LPUARTx_CTRL_WAKE_SHIFT (3U)
#define LPUARTx_CTRL_WAKE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_WAKE_SHIFT)) & LPUARTx_CTRL_WAKE_MASK)
#define LPUARTx_CTRL_WAKE LPUARTx_CTRL_WAKE_MASK
#define LPUARTx_CTRL_M_MASK (0x10U)
#define LPUARTx_CTRL_M_SHIFT (4U)
#define LPUARTx_CTRL_M_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_M_SHIFT)) & LPUARTx_CTRL_M_MASK)
#define LPUARTx_CTRL_M LPUARTx_CTRL_M_MASK
#define LPUARTx_CTRL_RSRC_MASK (0x20U)
#define LPUARTx_CTRL_RSRC_SHIFT (5U)
#define LPUARTx_CTRL_RSRC_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_RSRC_SHIFT)) & LPUARTx_CTRL_RSRC_MASK)
#define LPUARTx_CTRL_RSRC LPUARTx_CTRL_RSRC_MASK
#define LPUARTx_CTRL_DOZEEN_MASK (0x40U)
#define LPUARTx_CTRL_DOZEEN_SHIFT (6U)
#define LPUARTx_CTRL_DOZEEN_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_DOZEEN_SHIFT)) & LPUARTx_CTRL_DOZEEN_MASK)
#define LPUARTx_CTRL_DOZEEN LPUARTx_CTRL_DOZEEN_MASK
#define LPUARTx_CTRL_LOOPS_MASK (0x80U)
#define LPUARTx_CTRL_LOOPS_SHIFT (7U)
#define LPUARTx_CTRL_LOOPS_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_LOOPS_SHIFT)) & LPUARTx_CTRL_LOOPS_MASK)
#define LPUARTx_CTRL_LOOPS LPUARTx_CTRL_LOOPS_MASK
#define LPUARTx_CTRL_IDLECFG_MASK (0x700U)
#define LPUARTx_CTRL_IDLECFG_SHIFT (8U)
#define LPUARTx_CTRL_IDLECFG_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_IDLECFG_SHIFT)) & LPUARTx_CTRL_IDLECFG_MASK)
#define LPUARTx_CTRL_IDLECFG LPUARTx_CTRL_IDLECFG_MASK
#define LPUARTx_CTRL_MA2IE_MASK (0x4000U)
#define LPUARTx_CTRL_MA2IE_SHIFT (14U)
#define LPUARTx_CTRL_MA2IE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_MA2IE_SHIFT)) & LPUARTx_CTRL_MA2IE_MASK)
#define LPUARTx_CTRL_MA2IE LPUARTx_CTRL_MA2IE_MASK
#define LPUARTx_CTRL_MA1IE_MASK (0x8000U)
#define LPUARTx_CTRL_MA1IE_SHIFT (15U)
#define LPUARTx_CTRL_MA1IE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_MA1IE_SHIFT)) & LPUARTx_CTRL_MA1IE_MASK)
#define LPUARTx_CTRL_MA1IE LPUARTx_CTRL_MA1IE_MASK
#define LPUARTx_CTRL_SBK_MASK (0x10000U)
#define LPUARTx_CTRL_SBK_SHIFT (16U)
#define LPUARTx_CTRL_SBK_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_SBK_SHIFT)) & LPUARTx_CTRL_SBK_MASK)
#define LPUARTx_CTRL_SBK LPUARTx_CTRL_SBK_MASK
#define LPUARTx_CTRL_RWU_MASK (0x20000U)
#define LPUARTx_CTRL_RWU_SHIFT (17U)
#define LPUARTx_CTRL_RWU_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_RWU_SHIFT)) & LPUARTx_CTRL_RWU_MASK)
#define LPUARTx_CTRL_RWU LPUARTx_CTRL_RWU_MASK
#define LPUARTx_CTRL_RE_MASK (0x40000U)
#define LPUARTx_CTRL_RE_SHIFT (18U)
#define LPUARTx_CTRL_RE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_RE_SHIFT)) & LPUARTx_CTRL_RE_MASK)
#define LPUARTx_CTRL_RE LPUARTx_CTRL_RE_MASK
#define LPUARTx_CTRL_TE_MASK (0x80000U)
#define LPUARTx_CTRL_TE_SHIFT (19U)
#define LPUARTx_CTRL_TE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_TE_SHIFT)) & LPUARTx_CTRL_TE_MASK)
#define LPUARTx_CTRL_TE LPUARTx_CTRL_TE_MASK
#define LPUARTx_CTRL_ILIE_MASK (0x100000U)
#define LPUARTx_CTRL_ILIE_SHIFT (20U)
#define LPUARTx_CTRL_ILIE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_ILIE_SHIFT)) & LPUARTx_CTRL_ILIE_MASK)
#define LPUARTx_CTRL_ILIE LPUARTx_CTRL_ILIE_MASK
#define LPUARTx_CTRL_RIE_MASK (0x200000U)
#define LPUARTx_CTRL_RIE_SHIFT (21U)
#define LPUARTx_CTRL_RIE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_RIE_SHIFT)) & LPUARTx_CTRL_RIE_MASK)
#define LPUARTx_CTRL_RIE LPUARTx_CTRL_RIE_MASK
#define LPUARTx_CTRL_TCIE_MASK (0x400000U)
#define LPUARTx_CTRL_TCIE_SHIFT (22U)
#define LPUARTx_CTRL_TCIE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_TCIE_SHIFT)) & LPUARTx_CTRL_TCIE_MASK)
#define LPUARTx_CTRL_TCIE LPUARTx_CTRL_TCIE_MASK
#define LPUARTx_CTRL_TIE_MASK (0x800000U)
#define LPUARTx_CTRL_TIE_SHIFT (23U)
#define LPUARTx_CTRL_TIE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_TIE_SHIFT)) & LPUARTx_CTRL_TIE_MASK)
#define LPUARTx_CTRL_TIE LPUARTx_CTRL_TIE_MASK
#define LPUARTx_CTRL_PEIE_MASK (0x1000000U)
#define LPUARTx_CTRL_PEIE_SHIFT (24U)
#define LPUARTx_CTRL_PEIE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_PEIE_SHIFT)) & LPUARTx_CTRL_PEIE_MASK)
#define LPUARTx_CTRL_PEIE LPUARTx_CTRL_PEIE_MASK
#define LPUARTx_CTRL_FEIE_MASK (0x2000000U)
#define LPUARTx_CTRL_FEIE_SHIFT (25U)
#define LPUARTx_CTRL_FEIE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_FEIE_SHIFT)) & LPUARTx_CTRL_FEIE_MASK)
#define LPUARTx_CTRL_FEIE LPUARTx_CTRL_FEIE_MASK
#define LPUARTx_CTRL_NEIE_MASK (0x4000000U)
#define LPUARTx_CTRL_NEIE_SHIFT (26U)
#define LPUARTx_CTRL_NEIE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_NEIE_SHIFT)) & LPUARTx_CTRL_NEIE_MASK)
#define LPUARTx_CTRL_NEIE LPUARTx_CTRL_NEIE_MASK
#define LPUARTx_CTRL_ORIE_MASK (0x8000000U)
#define LPUARTx_CTRL_ORIE_SHIFT (27U)
#define LPUARTx_CTRL_ORIE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_ORIE_SHIFT)) & LPUARTx_CTRL_ORIE_MASK)
#define LPUARTx_CTRL_ORIE LPUARTx_CTRL_ORIE_MASK
#define LPUARTx_CTRL_TXINV_MASK (0x10000000U)
#define LPUARTx_CTRL_TXINV_SHIFT (28U)
#define LPUARTx_CTRL_TXINV_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_TXINV_SHIFT)) & LPUARTx_CTRL_TXINV_MASK)
#define LPUARTx_CTRL_TXINV LPUARTx_CTRL_TXINV_MASK
#define LPUARTx_CTRL_TXDIR_MASK (0x20000000U)
#define LPUARTx_CTRL_TXDIR_SHIFT (29U)
#define LPUARTx_CTRL_TXDIR_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_TXDIR_SHIFT)) & LPUARTx_CTRL_TXDIR_MASK)
#define LPUARTx_CTRL_TXDIR LPUARTx_CTRL_TXDIR_MASK
#define LPUARTx_CTRL_R9T8_MASK (0x40000000U)
#define LPUARTx_CTRL_R9T8_SHIFT (30U)
#define LPUARTx_CTRL_R9T8_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_R9T8_SHIFT)) & LPUARTx_CTRL_R9T8_MASK)
#define LPUARTx_CTRL_R9T8 LPUARTx_CTRL_R9T8_MASK
#define LPUARTx_CTRL_R8T9_MASK (0x80000000U)
#define LPUARTx_CTRL_R8T9_SHIFT (31U)
#define LPUARTx_CTRL_R8T9_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_CTRL_R8T9_SHIFT)) & LPUARTx_CTRL_R8T9_MASK)
#define LPUARTx_CTRL_R8T9 LPUARTx_CTRL_R8T9_MASK
/*! @name DATA - LPUART Data Register */
#define LPUARTx_DATA_R0T0_MASK (0x1U)
#define LPUARTx_DATA_R0T0_SHIFT (0U)
#define LPUARTx_DATA_R0T0_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_DATA_R0T0_SHIFT)) & LPUARTx_DATA_R0T0_MASK)
#define LPUARTx_DATA_R0T0 LPUARTx_DATA_R0T0_MASK
#define LPUARTx_DATA_R1T1_MASK (0x2U)
#define LPUARTx_DATA_R1T1_SHIFT (1U)
#define LPUARTx_DATA_R1T1_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_DATA_R1T1_SHIFT)) & LPUARTx_DATA_R1T1_MASK)
#define LPUARTx_DATA_R1T1 LPUARTx_DATA_R1T1_MASK
#define LPUARTx_DATA_R2T2_MASK (0x4U)
#define LPUARTx_DATA_R2T2_SHIFT (2U)
#define LPUARTx_DATA_R2T2_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_DATA_R2T2_SHIFT)) & LPUARTx_DATA_R2T2_MASK)
#define LPUARTx_DATA_R2T2 LPUARTx_DATA_R2T2_MASK
#define LPUARTx_DATA_R3T3_MASK (0x8U)
#define LPUARTx_DATA_R3T3_SHIFT (3U)
#define LPUARTx_DATA_R3T3_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_DATA_R3T3_SHIFT)) & LPUARTx_DATA_R3T3_MASK)
#define LPUARTx_DATA_R3T3 LPUARTx_DATA_R3T3_MASK
#define LPUARTx_DATA_R4T4_MASK (0x10U)
#define LPUARTx_DATA_R4T4_SHIFT (4U)
#define LPUARTx_DATA_R4T4_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_DATA_R4T4_SHIFT)) & LPUARTx_DATA_R4T4_MASK)
#define LPUARTx_DATA_R4T4 LPUARTx_DATA_R4T4_MASK
#define LPUARTx_DATA_R5T5_MASK (0x20U)
#define LPUARTx_DATA_R5T5_SHIFT (5U)
#define LPUARTx_DATA_R5T5_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_DATA_R5T5_SHIFT)) & LPUARTx_DATA_R5T5_MASK)
#define LPUARTx_DATA_R5T5 LPUARTx_DATA_R5T5_MASK
#define LPUARTx_DATA_R6T6_MASK (0x40U)
#define LPUARTx_DATA_R6T6_SHIFT (6U)
#define LPUARTx_DATA_R6T6_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_DATA_R6T6_SHIFT)) & LPUARTx_DATA_R6T6_MASK)
#define LPUARTx_DATA_R6T6 LPUARTx_DATA_R6T6_MASK
#define LPUARTx_DATA_R7T7_MASK (0x80U)
#define LPUARTx_DATA_R7T7_SHIFT (7U)
#define LPUARTx_DATA_R7T7_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_DATA_R7T7_SHIFT)) & LPUARTx_DATA_R7T7_MASK)
#define LPUARTx_DATA_R7T7 LPUARTx_DATA_R7T7_MASK
#define LPUARTx_DATA_R8T8_MASK (0x100U)
#define LPUARTx_DATA_R8T8_SHIFT (8U)
#define LPUARTx_DATA_R8T8_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_DATA_R8T8_SHIFT)) & LPUARTx_DATA_R8T8_MASK)
#define LPUARTx_DATA_R8T8 LPUARTx_DATA_R8T8_MASK
#define LPUARTx_DATA_R9T9_MASK (0x200U)
#define LPUARTx_DATA_R9T9_SHIFT (9U)
#define LPUARTx_DATA_R9T9_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_DATA_R9T9_SHIFT)) & LPUARTx_DATA_R9T9_MASK)
#define LPUARTx_DATA_R9T9 LPUARTx_DATA_R9T9_MASK
#define LPUARTx_DATA_IDLINE_MASK (0x800U)
#define LPUARTx_DATA_IDLINE_SHIFT (11U)
#define LPUARTx_DATA_IDLINE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_DATA_IDLINE_SHIFT)) & LPUARTx_DATA_IDLINE_MASK)
#define LPUARTx_DATA_IDLINE LPUARTx_DATA_IDLINE_MASK
#define LPUARTx_DATA_RXEMPT_MASK (0x1000U)
#define LPUARTx_DATA_RXEMPT_SHIFT (12U)
#define LPUARTx_DATA_RXEMPT_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_DATA_RXEMPT_SHIFT)) & LPUARTx_DATA_RXEMPT_MASK)
#define LPUARTx_DATA_RXEMPT LPUARTx_DATA_RXEMPT_MASK
#define LPUARTx_DATA_FRETSC_MASK (0x2000U)
#define LPUARTx_DATA_FRETSC_SHIFT (13U)
#define LPUARTx_DATA_FRETSC_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_DATA_FRETSC_SHIFT)) & LPUARTx_DATA_FRETSC_MASK)
#define LPUARTx_DATA_FRETSC LPUARTx_DATA_FRETSC_MASK
#define LPUARTx_DATA_PARITYE_MASK (0x4000U)
#define LPUARTx_DATA_PARITYE_SHIFT (14U)
#define LPUARTx_DATA_PARITYE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_DATA_PARITYE_SHIFT)) & LPUARTx_DATA_PARITYE_MASK)
#define LPUARTx_DATA_PARITYE LPUARTx_DATA_PARITYE_MASK
#define LPUARTx_DATA_NOISY_MASK (0x8000U)
#define LPUARTx_DATA_NOISY_SHIFT (15U)
#define LPUARTx_DATA_NOISY_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_DATA_NOISY_SHIFT)) & LPUARTx_DATA_NOISY_MASK)
#define LPUARTx_DATA_NOISY LPUARTx_DATA_NOISY_MASK
/*! @name MATCH - LPUART Match Address Register */
#define LPUARTx_MATCH_MA1_MASK (0x3FFU)
#define LPUARTx_MATCH_MA1_SHIFT (0U)
#define LPUARTx_MATCH_MA1_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_MATCH_MA1_SHIFT)) & LPUARTx_MATCH_MA1_MASK)
#define LPUARTx_MATCH_MA1 LPUARTx_MATCH_MA1_MASK
#define LPUARTx_MATCH_MA2_MASK (0x3FF0000U)
#define LPUARTx_MATCH_MA2_SHIFT (16U)
#define LPUARTx_MATCH_MA2_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_MATCH_MA2_SHIFT)) & LPUARTx_MATCH_MA2_MASK)
#define LPUARTx_MATCH_MA2 LPUARTx_MATCH_MA2_MASK
/*! @name MODIR - LPUART Modem IrDA Register */
#define LPUARTx_MODIR_TXCTSE_MASK (0x1U)
#define LPUARTx_MODIR_TXCTSE_SHIFT (0U)
#define LPUARTx_MODIR_TXCTSE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_MODIR_TXCTSE_SHIFT)) & LPUARTx_MODIR_TXCTSE_MASK)
#define LPUARTx_MODIR_TXCTSE LPUARTx_MODIR_TXCTSE_MASK
#define LPUARTx_MODIR_TXRTSE_MASK (0x2U)
#define LPUARTx_MODIR_TXRTSE_SHIFT (1U)
#define LPUARTx_MODIR_TXRTSE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_MODIR_TXRTSE_SHIFT)) & LPUARTx_MODIR_TXRTSE_MASK)
#define LPUARTx_MODIR_TXRTSE LPUARTx_MODIR_TXRTSE_MASK
#define LPUARTx_MODIR_TXRTSPOL_MASK (0x4U)
#define LPUARTx_MODIR_TXRTSPOL_SHIFT (2U)
#define LPUARTx_MODIR_TXRTSPOL_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_MODIR_TXRTSPOL_SHIFT)) & LPUARTx_MODIR_TXRTSPOL_MASK)
#define LPUARTx_MODIR_TXRTSPOL LPUARTx_MODIR_TXRTSPOL_MASK
#define LPUARTx_MODIR_RXRTSE_MASK (0x8U)
#define LPUARTx_MODIR_RXRTSE_SHIFT (3U)
#define LPUARTx_MODIR_RXRTSE_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_MODIR_RXRTSE_SHIFT)) & LPUARTx_MODIR_RXRTSE_MASK)
#define LPUARTx_MODIR_RXRTSE LPUARTx_MODIR_RXRTSE_MASK
#define LPUARTx_MODIR_TXCTSC_MASK (0x10U)
#define LPUARTx_MODIR_TXCTSC_SHIFT (4U)
#define LPUARTx_MODIR_TXCTSC_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_MODIR_TXCTSC_SHIFT)) & LPUARTx_MODIR_TXCTSC_MASK)
#define LPUARTx_MODIR_TXCTSC LPUARTx_MODIR_TXCTSC_MASK
#define LPUARTx_MODIR_TXCTSSRC_MASK (0x20U)
#define LPUARTx_MODIR_TXCTSSRC_SHIFT (5U)
#define LPUARTx_MODIR_TXCTSSRC_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_MODIR_TXCTSSRC_SHIFT)) & LPUARTx_MODIR_TXCTSSRC_MASK)
#define LPUARTx_MODIR_TXCTSSRC LPUARTx_MODIR_TXCTSSRC_MASK
#define LPUARTx_MODIR_TNP_MASK (0x30000U)
#define LPUARTx_MODIR_TNP_SHIFT (16U)
#define LPUARTx_MODIR_TNP_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_MODIR_TNP_SHIFT)) & LPUARTx_MODIR_TNP_MASK)
#define LPUARTx_MODIR_TNP LPUARTx_MODIR_TNP_MASK
#define LPUARTx_MODIR_IREN_MASK (0x40000U)
#define LPUARTx_MODIR_IREN_SHIFT (18U)
#define LPUARTx_MODIR_IREN_SET(x) (((uint32_t)(((uint32_t)(x)) << LPUARTx_MODIR_IREN_SHIFT)) & LPUARTx_MODIR_IREN_MASK)
#define LPUARTx_MODIR_IREN LPUARTx_MODIR_IREN_MASK
/*!
* @}
*/ /* end of group LPUARTx_Register_Masks */
/* LPUART - Peripheral instance base addresses */
/** Peripheral LPUART0 base address */
#define LPUART0_BASE (0x400C4000u)
/** Peripheral LPUART0 base pointer */
#define LPUART0 ((LPUART_TypeDef *)LPUART0_BASE)
/** Array initializer of LPUART peripheral base addresses */
#define LPUARTx_BASE_ADDRS { LPUART0_BASE }
/** Array initializer of LPUART peripheral base pointers */
#define LPUARTx_BASE_PTRS { LPUART0 }
/** Interrupt vectors for the LPUART peripheral type */
#define LPUARTx_RX_TX_IRQS { LPUART0_IRQn }
#define LPUARTx_ERR_IRQS { LPUART0_IRQn }
/*!
* @}
*/ /* end of group LPUARTx_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- MCG Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup MCG_Peripheral_Access_Layer MCG Peripheral Access Layer
* @{
*/
/** MCG - Register Layout Typedef */
typedef struct {
__IO uint8_t C1; /**< MCG Control 1 Register, offset: 0x0 */
__IO uint8_t C2; /**< MCG Control 2 Register, offset: 0x1 */
__IO uint8_t C3; /**< MCG Control 3 Register, offset: 0x2 */
__IO uint8_t C4; /**< MCG Control 4 Register, offset: 0x3 */
__IO uint8_t C5; /**< MCG Control 5 Register, offset: 0x4 */
__IO uint8_t C6; /**< MCG Control 6 Register, offset: 0x5 */
__IO uint8_t S; /**< MCG Status Register, offset: 0x6 */
uint8_t RESERVED_0[1];
__IO uint8_t SC; /**< MCG Status and Control Register, offset: 0x8 */
uint8_t RESERVED_1[1];
__IO uint8_t ATCVH; /**< MCG Auto Trim Compare Value High Register, offset: 0xA */
__IO uint8_t ATCVL; /**< MCG Auto Trim Compare Value Low Register, offset: 0xB */
__IO uint8_t C7; /**< MCG Control 7 Register, offset: 0xC */
__IO uint8_t C8; /**< MCG Control 8 Register, offset: 0xD */
__IO uint8_t C9; /**< MCG Control 9 Register, offset: 0xE */
uint8_t RESERVED_2[1];
__IO uint8_t C11; /**< MCG Control 11 Register, offset: 0x10 */
uint8_t RESERVED_3[1];
__I uint8_t S2; /**< MCG Status 2 Register, offset: 0x12 */
} MCG_TypeDef;
/* ----------------------------------------------------------------------------
-- MCG Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup MCG_Register_Masks MCG Register Masks
* @{
*/
/*! @name C1 - MCG Control 1 Register */
#define MCG_C1_IREFSTEN_MASK (0x1U)
#define MCG_C1_IREFSTEN_SHIFT (0U)
#define MCG_C1_IREFSTEN_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C1_IREFSTEN_SHIFT)) & MCG_C1_IREFSTEN_MASK)
#define MCG_C1_IREFSTEN MCG_C1_IREFSTEN_MASK
#define MCG_C1_IRCLKEN_MASK (0x2U)
#define MCG_C1_IRCLKEN_SHIFT (1U)
#define MCG_C1_IRCLKEN_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C1_IRCLKEN_SHIFT)) & MCG_C1_IRCLKEN_MASK)
#define MCG_C1_IRCLKEN MCG_C1_IRCLKEN_SET(1)
#define MCG_C1_IREFS_MASK (0x4U)
#define MCG_C1_IREFS_SHIFT (2U)
#define MCG_C1_IREFS_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C1_IREFS_SHIFT)) & MCG_C1_IREFS_MASK)
#define MCG_C1_IREFS MCG_C1_IREFS_MASK
#define MCG_C1_FRDIV_MASK (0x38U)
#define MCG_C1_FRDIV_SHIFT (3U)
#define MCG_C1_FRDIV_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C1_FRDIV_SHIFT)) & MCG_C1_FRDIV_MASK)
#define MCG_C1_FRDIV MCG_C1_FRDIV_MASK
#define MCG_C1_CLKS_MASK (0xC0U)
#define MCG_C1_CLKS_SHIFT (6U)
#define MCG_C1_CLKS_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C1_CLKS_SHIFT)) & MCG_C1_CLKS_MASK)
#define MCG_C1_CLKS MCG_C1_CLKS_MASK
/*! @name C2 - MCG Control 2 Register */
#define MCG_C2_IRCS_MASK (0x1U)
#define MCG_C2_IRCS_SHIFT (0U)
#define MCG_C2_IRCS_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C2_IRCS_SHIFT)) & MCG_C2_IRCS_MASK)
#define MCG_C2_IRCS MCG_C2_IRCS_SET(1)
#define MCG_C2_LP_MASK (0x2U)
#define MCG_C2_LP_SHIFT (1U)
#define MCG_C2_LP_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C2_LP_SHIFT)) & MCG_C2_LP_MASK)
#define MCG_C2_LP MCG_C2_LP_MASK
#define MCG_C2_EREFS_MASK (0x4U)
#define MCG_C2_EREFS_SHIFT (2U)
#define MCG_C2_EREFS_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C2_EREFS_SHIFT)) & MCG_C2_EREFS_MASK)
#define MCG_C2_EREFS MCG_C2_EREFS_SET(1)
#define MCG_C2_EREFS0 MCG_C2_EREFS_SET(1)
#define MCG_C2_HGO_MASK (0x8U)
#define MCG_C2_HGO_SHIFT (3U)
#define MCG_C2_HGO_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C2_HGO_SHIFT)) & MCG_C2_HGO_MASK)
#define MCG_C2_HGO MCG_C2_HGO_MASK
#define MCG_C2_RANGE_MASK (0x30U)
#define MCG_C2_RANGE_SHIFT (4U)
#define MCG_C2_RANGE_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C2_RANGE_SHIFT)) & MCG_C2_RANGE_MASK)
#define MCG_C2_RANGE MCG_C2_RANGE_MASK
#define MCG_C2_FCFTRIM_MASK (0x40U)
#define MCG_C2_FCFTRIM_SHIFT (6U)
#define MCG_C2_FCFTRIM_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C2_FCFTRIM_SHIFT)) & MCG_C2_FCFTRIM_MASK)
#define MCG_C2_FCFTRIM MCG_C2_FCFTRIM_MASK
#define MCG_C2_LOCRE0_MASK (0x80U)
#define MCG_C2_LOCRE0_SHIFT (7U)
#define MCG_C2_LOCRE0_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C2_LOCRE0_SHIFT)) & MCG_C2_LOCRE0_MASK)
#define MCG_C2_LOCRE0 MCG_C2_LOCRE0_SET(1)
/*! @name C3 - MCG Control 3 Register */
#define MCG_C3_SCTRIM_MASK (0xFFU)
#define MCG_C3_SCTRIM_SHIFT (0U)
#define MCG_C3_SCTRIM_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C3_SCTRIM_SHIFT)) & MCG_C3_SCTRIM_MASK)
#define MCG_C3_SCTRIM MCG_C3_SCTRIM_MASK
/*! @name C4 - MCG Control 4 Register */
#define MCG_C4_SCFTRIM_MASK (0x1U)
#define MCG_C4_SCFTRIM_SHIFT (0U)
#define MCG_C4_SCFTRIM_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C4_SCFTRIM_SHIFT)) & MCG_C4_SCFTRIM_MASK)
#define MCG_C4_SCFTRIM MCG_C4_SCFTRIM_MASK
#define MCG_C4_FCTRIM_MASK (0x1EU)
#define MCG_C4_FCTRIM_SHIFT (1U)
#define MCG_C4_FCTRIM_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C4_FCTRIM_SHIFT)) & MCG_C4_FCTRIM_MASK)
#define MCG_C4_FCTRIM MCG_C4_FCTRIM_MASK
#define MCG_C4_DRST_DRS_MASK (0x60U)
#define MCG_C4_DRST_DRS_SHIFT (5U)
#define MCG_C4_DRST_DRS(x) (((uint8_t)(((uint8_t)(x)) << MCG_C4_DRST_DRS_SHIFT)) & MCG_C4_DRST_DRS_MASK)
#define MCG_C4_DMX32_MASK (0x80U)
#define MCG_C4_DMX32_SHIFT (7U)
#define MCG_C4_DMX32_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C4_DMX32_SHIFT)) & MCG_C4_DMX32_MASK)
#define MCG_C4_DMX32 MCG_C4_DMX32_SET(1)
/*! @name C5 - MCG Control 5 Register */
#define MCG_C5_PRDIV_MASK (0x7U)
#define MCG_C5_PRDIV_SHIFT (0U)
#define MCG_C5_PRDIV_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C5_PRDIV_SHIFT)) & MCG_C5_PRDIV_MASK)
#define MCG_C5_PRDIV MCG_C5_PRDIV_MASK
#define MCG_C5_PLLSTEN_MASK (0x20U)
#define MCG_C5_PLLSTEN_SHIFT (5U)
#define MCG_C5_PLLSTEN_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C5_PLLSTEN_SHIFT)) & MCG_C5_PLLSTEN_MASK)
#define MCG_C5_PLLSTEN MCG_C5_PLLSTEN_MASK
#define MCG_C5_PLLCLKEN_MASK (0x40U)
#define MCG_C5_PLLCLKEN_SHIFT (6U)
#define MCG_C5_PLLCLKEN_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C5_PLLCLKEN_SHIFT)) & MCG_C5_PLLCLKEN_MASK)
#define MCG_C5_PLLCLKEN MCG_C5_PLLCLKEN_MASK
/*! @name C6 - MCG Control 6 Register */
#define MCG_C6_VDIV_MASK (0x1FU)
#define MCG_C6_VDIV_SHIFT (0U)
#define MCG_C6_VDIV_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C6_VDIV_SHIFT)) & MCG_C6_VDIV_MASK)
#define MCG_C6_VDIV MCG_C6_VDIV_MASK
#define MCG_C6_CME0_MASK (0x20U)
#define MCG_C6_CME0_SHIFT (5U)
#define MCG_C6_CME0_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C6_CME0_SHIFT)) & MCG_C6_CME0_MASK)
#define MCG_C6_CME0 MCG_C6_CME0_MASK
#define MCG_C6_PLLS_MASK (0x40U)
#define MCG_C6_PLLS_SHIFT (6U)
#define MCG_C6_PLLS_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C6_PLLS_SHIFT)) & MCG_C6_PLLS_MASK)
#define MCG_C6_PLLS MCG_C6_PLLS_SET(1)
#define MCG_C6_LOLIE0_MASK (0x80U)
#define MCG_C6_LOLIE0_SHIFT (7U)
#define MCG_C6_LOLIE0_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C6_LOLIE0_SHIFT)) & MCG_C6_LOLIE0_MASK)
#define MCG_C6_LOLIE0 MCG_C6_LOLIE0_MASK
/*! @name S - MCG Status Register */
#define MCG_S_IRCST_MASK (0x1U)
#define MCG_S_IRCST_SHIFT (0U)
#define MCG_S_IRCST_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_IRCST_SHIFT)) & MCG_S_IRCST_MASK)
#define MCG_S_IRCST MCG_S_IRCST_MASK
#define MCG_S_OSCINIT0_MASK (0x2U)
#define MCG_S_OSCINIT0_SHIFT (1U)
#define MCG_S_OSCINIT0_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_OSCINIT0_SHIFT)) & MCG_S_OSCINIT0_MASK)
#define MCG_S_OSCINIT0 MCG_S_OSCINIT0_SET(1)
#define MCG_S_CLKST_MASK (0xCU)
#define MCG_S_CLKST_SHIFT (2U)
#define MCG_S_CLKST_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_CLKST_SHIFT)) & MCG_S_CLKST_MASK)
#define MCG_S_CLKST MCG_S_CLKST_MASK
#define MCG_S_CLKST_PLL MCG_S_CLKST(3) /*!< Output of the PLL is selected */
#define MCG_S_IREFST_MASK (0x10U)
#define MCG_S_IREFST_SHIFT (4U)
#define MCG_S_IREFST_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_IREFST_SHIFT)) & MCG_S_IREFST_MASK)
#define MCG_S_IREFST MCG_S_IREFST_SET(1)
#define MCG_S_PLLST_MASK (0x20U)
#define MCG_S_PLLST_SHIFT (5U)
#define MCG_S_PLLST_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_PLLST_SHIFT)) & MCG_S_PLLST_MASK)
#define MCG_S_PLLST MCG_S_PLLST_SET(1)
#define MCG_S_LOCK0_MASK (0x40U)
#define MCG_S_LOCK0_SHIFT (6U)
#define MCG_S_LOCK0_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_LOCK0_SHIFT)) & MCG_S_LOCK0_MASK)
#define MCG_S_LOCK0 MCG_S_LOCK0_SET(1)
#define MCG_S_LOLS0_MASK (0x80U)
#define MCG_S_LOLS0_SHIFT (7U)
#define MCG_S_LOLS0_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_LOLS0_SHIFT)) & MCG_S_LOLS0_MASK)
#define MCG_S_LOLS0 MCG_S_LOLS0_MASK
/*! @name SC - MCG Status and Control Register */
#define MCG_SC_LOCS0_MASK (0x1U)
#define MCG_SC_LOCS0_SHIFT (0U)
#define MCG_SC_LOCS0_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_SC_LOCS0_SHIFT)) & MCG_SC_LOCS0_MASK)
#define MCG_SC_LOCS0 MCG_SC_LOCS0_MASK
#define MCG_SC_FCRDIV_MASK (0xEU)
#define MCG_SC_FCRDIV_SHIFT (1U)
#define MCG_SC_FCRDIV_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_SC_FCRDIV_SHIFT)) & MCG_SC_FCRDIV_MASK)
#define MCG_SC_FCRDIV MCG_SC_FCRDIV_MASK
#define MCG_SC_FLTPRSRV_MASK (0x10U)
#define MCG_SC_FLTPRSRV_SHIFT (4U)
#define MCG_SC_FLTPRSRV_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_SC_FLTPRSRV_SHIFT)) & MCG_SC_FLTPRSRV_MASK)
#define MCG_SC_FLTPRSRV MCG_SC_FLTPRSRV_MASK
#define MCG_SC_ATMF_MASK (0x20U)
#define MCG_SC_ATMF_SHIFT (5U)
#define MCG_SC_ATMF_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_SC_ATMF_SHIFT)) & MCG_SC_ATMF_MASK)
#define MCG_SC_ATMF MCG_SC_ATMF_MASK
#define MCG_SC_ATMS_MASK (0x40U)
#define MCG_SC_ATMS_SHIFT (6U)
#define MCG_SC_ATMS_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_SC_ATMS_SHIFT)) & MCG_SC_ATMS_MASK)
#define MCG_SC_ATMS MCG_SC_ATMS_MASK
#define MCG_SC_ATME_MASK (0x80U)
#define MCG_SC_ATME_SHIFT (7U)
#define MCG_SC_ATME_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_SC_ATME_SHIFT)) & MCG_SC_ATME_MASK)
#define MCG_SC_ATME MCG_SC_ATME_MASK
/*! @name ATCVH - MCG Auto Trim Compare Value High Register */
#define MCG_ATCVH_ATCVH_MASK (0xFFU)
#define MCG_ATCVH_ATCVH_SHIFT (0U)
#define MCG_ATCVH_ATCVH_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_ATCVH_ATCVH_SHIFT)) & MCG_ATCVH_ATCVH_MASK)
#define MCG_ATCVH_ATCVH MCG_ATCVH_ATCVH_MASK
/*! @name ATCVL - MCG Auto Trim Compare Value Low Register */
#define MCG_ATCVL_ATCVL_MASK (0xFFU)
#define MCG_ATCVL_ATCVL_SHIFT (0U)
#define MCG_ATCVL_ATCVL_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_ATCVL_ATCVL_SHIFT)) & MCG_ATCVL_ATCVL_MASK)
#define MCG_ATCVL_ATCVL MCG_ATCVL_ATCVL_MASK
/*! @name C7 - MCG Control 7 Register */
#define MCG_C7_OSCSEL_MASK (0x3U)
#define MCG_C7_OSCSEL_SHIFT (0U)
#define MCG_C7_OSCSEL_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C7_OSCSEL_SHIFT)) & MCG_C7_OSCSEL_MASK)
#define MCG_C7_OSCSEL MCG_C7_OSCSEL_MASK
/*! @name C8 - MCG Control 8 Register */
#define MCG_C8_LOCS1_MASK (0x1U)
#define MCG_C8_LOCS1_SHIFT (0U)
#define MCG_C8_LOCS1_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C8_LOCS1_SHIFT)) & MCG_C8_LOCS1_MASK)
#define MCG_C8_LOCS1 MCG_C8_LOCS1_MASK
#define MCG_C8_CME1_MASK (0x20U)
#define MCG_C8_CME1_SHIFT (5U)
#define MCG_C8_CME1_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C8_CME1_SHIFT)) & MCG_C8_CME1_MASK)
#define MCG_C8_CME1 MCG_C8_CME1_MASK
#define MCG_C8_LOLRE_MASK (0x40U)
#define MCG_C8_LOLRE_SHIFT (6U)
#define MCG_C8_LOLRE_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C8_LOLRE_SHIFT)) & MCG_C8_LOLRE_MASK)
#define MCG_C8_LOLRE MCG_C8_LOLRE_MASK
#define MCG_C8_LOCRE1_MASK (0x80U)
#define MCG_C8_LOCRE1_SHIFT (7U)
#define MCG_C8_LOCRE1_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C8_LOCRE1_SHIFT)) & MCG_C8_LOCRE1_MASK)
#define MCG_C8_LOCRE1 MCG_C8_LOCRE1_MASK
/*! @name C9 - MCG Control 9 Register */
#define MCG_C9_EXT_PLL_LOCS_MASK (0x1U)
#define MCG_C9_EXT_PLL_LOCS_SHIFT (0U)
#define MCG_C9_EXT_PLL_LOCS_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C9_EXT_PLL_LOCS_SHIFT)) & MCG_C9_EXT_PLL_LOCS_MASK)
#define MCG_C9_EXT_PLL_LOCS MCG_C9_EXT_PLL_LOCS_MASK
#define MCG_C9_PLL_LOCRE_MASK (0x10U)
#define MCG_C9_PLL_LOCRE_SHIFT (4U)
#define MCG_C9_PLL_LOCRE_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C9_PLL_LOCRE_SHIFT)) & MCG_C9_PLL_LOCRE_MASK)
#define MCG_C9_PLL_LOCRE MCG_C9_PLL_LOCRE_MASK
#define MCG_C9_PLL_CME_MASK (0x20U)
#define MCG_C9_PLL_CME_SHIFT (5U)
#define MCG_C9_PLL_CME_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C9_PLL_CME_SHIFT)) & MCG_C9_PLL_CME_MASK)
#define MCG_C9_PLL_CME MCG_C9_PLL_CME_MASK
/*! @name C11 - MCG Control 11 Register */
#define MCG_C11_PLLCS_MASK (0x10U)
#define MCG_C11_PLLCS_SHIFT (4U)
#define MCG_C11_PLLCS_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_C11_PLLCS_SHIFT)) & MCG_C11_PLLCS_MASK)
#define MCG_C11_PLLCS MCG_C11_PLLCS_MASK
/*! @name S2 - MCG Status 2 Register */
#define MCG_S2_PLLCST_MASK (0x10U)
#define MCG_S2_PLLCST_SHIFT (4U)
#define MCG_S2_PLLCST_SET(x) (((uint8_t)(((uint8_t)(x)) << MCG_S2_PLLCST_SHIFT)) & MCG_S2_PLLCST_MASK)
#define MCG_S2_PLLCST MCG_S2_PLLCST_MASK
/*!
* @}
*/ /* end of group MCG_Register_Masks */
/* MCG - Peripheral instance base addresses */
/** Peripheral MCG base address */
#define MCG_BASE (0x40064000u)
/** Peripheral MCG base pointer */
#define MCG ((MCG_TypeDef *)MCG_BASE)
/** Array initializer of MCG peripheral base addresses */
#define MCG_BASE_ADDRS { MCG_BASE }
/** Array initializer of MCG peripheral base pointers */
#define MCG_BASE_PTRS { MCG }
/* MCG C5[PLLCLKEN0] backward compatibility */
#define MCG_C5_PLLCLKEN0_MASK (MCG_C5_PLLCLKEN_MASK)
#define MCG_C5_PLLCLKEN0_SHIFT (MCG_C5_PLLCLKEN_SHIFT)
#define MCG_C5_PLLCLKEN0_WIDTH (MCG_C5_PLLCLKEN_WIDTH)
#define MCG_C5_PLLCLKEN0_SET(x) (MCG_C5_PLLCLKEN(x))
#define MCG_C5_PLLCLKEN0 MCG_C5_PLLCLKEN0_MASK
/* MCG C5[PLLSTEN0] backward compatibility */
#define MCG_C5_PLLSTEN0_MASK (MCG_C5_PLLSTEN_MASK)
#define MCG_C5_PLLSTEN0_SHIFT (MCG_C5_PLLSTEN_SHIFT)
#define MCG_C5_PLLSTEN0_WIDTH (MCG_C5_PLLSTEN_WIDTH)
#define MCG_C5_PLLSTEN0_SET(x) (MCG_C5_PLLSTEN(x))
#define MCG_C5_PLLSTEN0 MCG_C5_PLLSTEN0_MASK
/* MCG C5[PRDIV0] backward compatibility */
#define MCG_C5_PRDIV0_MASK (MCG_C5_PRDIV_MASK)
#define MCG_C5_PRDIV0_SHIFT (MCG_C5_PRDIV_SHIFT)
#define MCG_C5_PRDIV0_WIDTH (MCG_C5_PRDIV_WIDTH)
#define MCG_C5_PRDIV0_SET(x) (MCG_C5_PRDIV(x))
#define MCG_C5_PRDIV0 MCG_C5_PRDIV0_MASK
/* MCG C6[VDIV0] backward compatibility */
#define MCG_C6_VDIV0_MASK (MCG_C6_VDIV_MASK)
#define MCG_C6_VDIV0_SHIFT (MCG_C6_VDIV_SHIFT)
#define MCG_C6_VDIV0_WIDTH (MCG_C6_VDIV_WIDTH)
#define MCG_C6_VDIV0_SET(x) (MCG_C6_VDIV(x))
#define MCG_C6_VDIV0 MCG_C6_VDIV0_MASK
/*!
* @}
*/ /* end of group MCG_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- MCM Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup MCM_Peripheral_Access_Layer MCM Peripheral Access Layer
* @{
*/
/** MCM - Register Layout Typedef */
typedef struct {
uint8_t RESERVED_0[8];
__I uint16_t PLASC; /**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 */
__I uint16_t PLAMC; /**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA */
__IO uint32_t CR; /**< Control Register, offset: 0xC */
__IO uint32_t ISCR; /**< Interrupt Status Register, offset: 0x10 */
__IO uint32_t ETBCC; /**< ETB Counter Control register, offset: 0x14 */
__IO uint32_t ETBRL; /**< ETB Reload register, offset: 0x18 */
__I uint32_t ETBCNT; /**< ETB Counter Value register, offset: 0x1C */
__I uint32_t FADR; /**< Fault address register, offset: 0x20 */
__I uint32_t FATR; /**< Fault attributes register, offset: 0x24 */
__I uint32_t FDR; /**< Fault data register, offset: 0x28 */
uint8_t RESERVED_1[4];
__IO uint32_t PID; /**< Process ID register, offset: 0x30 */
uint8_t RESERVED_2[12];
__IO uint32_t CPO; /**< Compute Operation Control Register, offset: 0x40 */
} MCM_TypeDef;
/* ----------------------------------------------------------------------------
-- MCM Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup MCM_Register_Masks MCM Register Masks
* @{
*/
/*! @name PLASC - Crossbar Switch (AXBS) Slave Configuration */
#define MCM_PLASC_ASC_MASK (0xFFU)
#define MCM_PLASC_ASC_SHIFT (0U)
#define MCM_PLASC_ASC_SET(x) (((uint16_t)(((uint16_t)(x)) << MCM_PLASC_ASC_SHIFT)) & MCM_PLASC_ASC_MASK)
#define MCM_PLASC_ASC MCM_PLASC_ASC_MASK
/*! @name PLAMC - Crossbar Switch (AXBS) Master Configuration */
#define MCM_PLAMC_AMC_MASK (0xFFU)
#define MCM_PLAMC_AMC_SHIFT (0U)
#define MCM_PLAMC_AMC_SET(x) (((uint16_t)(((uint16_t)(x)) << MCM_PLAMC_AMC_SHIFT)) & MCM_PLAMC_AMC_MASK)
#define MCM_PLAMC_AMC MCM_PLAMC_AMC_MASK
/*! @name CR - Control Register */
#define MCM_CR_SRAMUAP_MASK (0x3000000U)
#define MCM_CR_SRAMUAP_SHIFT (24U)
#define MCM_CR_SRAMUAP_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_CR_SRAMUAP_SHIFT)) & MCM_CR_SRAMUAP_MASK)
#define MCM_CR_SRAMUAP MCM_CR_SRAMUAP_MASK
#define MCM_CR_SRAMUWP_MASK (0x4000000U)
#define MCM_CR_SRAMUWP_SHIFT (26U)
#define MCM_CR_SRAMUWP_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_CR_SRAMUWP_SHIFT)) & MCM_CR_SRAMUWP_MASK)
#define MCM_CR_SRAMUWP MCM_CR_SRAMUWP_MASK
#define MCM_CR_SRAMLAP_MASK (0x30000000U)
#define MCM_CR_SRAMLAP_SHIFT (28U)
#define MCM_CR_SRAMLAP_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_CR_SRAMLAP_SHIFT)) & MCM_CR_SRAMLAP_MASK)
#define MCM_CR_SRAMLAP MCM_CR_SRAMLAP_MASK
#define MCM_CR_SRAMLWP_MASK (0x40000000U)
#define MCM_CR_SRAMLWP_SHIFT (30U)
#define MCM_CR_SRAMLWP_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_CR_SRAMLWP_SHIFT)) & MCM_CR_SRAMLWP_MASK)
#define MCM_CR_SRAMLWP MCM_CR_SRAMLWP_MASK
/*! @name ISCR - Interrupt Status Register */
#define MCM_ISCR_IRQ_MASK (0x2U)
#define MCM_ISCR_IRQ_SHIFT (1U)
#define MCM_ISCR_IRQ_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_IRQ_SHIFT)) & MCM_ISCR_IRQ_MASK)
#define MCM_ISCR_IRQ MCM_ISCR_IRQ_MASK
#define MCM_ISCR_NMI_MASK (0x4U)
#define MCM_ISCR_NMI_SHIFT (2U)
#define MCM_ISCR_NMI_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_NMI_SHIFT)) & MCM_ISCR_NMI_MASK)
#define MCM_ISCR_NMI MCM_ISCR_NMI_MASK
#define MCM_ISCR_DHREQ_MASK (0x8U)
#define MCM_ISCR_DHREQ_SHIFT (3U)
#define MCM_ISCR_DHREQ_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_DHREQ_SHIFT)) & MCM_ISCR_DHREQ_MASK)
#define MCM_ISCR_DHREQ MCM_ISCR_DHREQ_MASK
#define MCM_ISCR_FIOC_MASK (0x100U)
#define MCM_ISCR_FIOC_SHIFT (8U)
#define MCM_ISCR_FIOC_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FIOC_SHIFT)) & MCM_ISCR_FIOC_MASK)
#define MCM_ISCR_FIOC MCM_ISCR_FIOC_MASK
#define MCM_ISCR_FDZC_MASK (0x200U)
#define MCM_ISCR_FDZC_SHIFT (9U)
#define MCM_ISCR_FDZC_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FDZC_SHIFT)) & MCM_ISCR_FDZC_MASK)
#define MCM_ISCR_FDZC MCM_ISCR_FDZC_MASK
#define MCM_ISCR_FOFC_MASK (0x400U)
#define MCM_ISCR_FOFC_SHIFT (10U)
#define MCM_ISCR_FOFC_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FOFC_SHIFT)) & MCM_ISCR_FOFC_MASK)
#define MCM_ISCR_FOFC MCM_ISCR_FOFC_MASK
#define MCM_ISCR_FUFC_MASK (0x800U)
#define MCM_ISCR_FUFC_SHIFT (11U)
#define MCM_ISCR_FUFC_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FUFC_SHIFT)) & MCM_ISCR_FUFC_MASK)
#define MCM_ISCR_FUFC MCM_ISCR_FUFC_MASK
#define MCM_ISCR_FIXC_MASK (0x1000U)
#define MCM_ISCR_FIXC_SHIFT (12U)
#define MCM_ISCR_FIXC_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FIXC_SHIFT)) & MCM_ISCR_FIXC_MASK)
#define MCM_ISCR_FIXC MCM_ISCR_FIXC_MASK
#define MCM_ISCR_FIDC_MASK (0x8000U)
#define MCM_ISCR_FIDC_SHIFT (15U)
#define MCM_ISCR_FIDC_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FIDC_SHIFT)) & MCM_ISCR_FIDC_MASK)
#define MCM_ISCR_FIDC MCM_ISCR_FIDC_MASK
#define MCM_ISCR_FIOCE_MASK (0x1000000U)
#define MCM_ISCR_FIOCE_SHIFT (24U)
#define MCM_ISCR_FIOCE_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FIOCE_SHIFT)) & MCM_ISCR_FIOCE_MASK)
#define MCM_ISCR_FIOCE MCM_ISCR_FIOCE_MASK
#define MCM_ISCR_FDZCE_MASK (0x2000000U)
#define MCM_ISCR_FDZCE_SHIFT (25U)
#define MCM_ISCR_FDZCE_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FDZCE_SHIFT)) & MCM_ISCR_FDZCE_MASK)
#define MCM_ISCR_FDZCE MCM_ISCR_FDZCE_MASK
#define MCM_ISCR_FOFCE_MASK (0x4000000U)
#define MCM_ISCR_FOFCE_SHIFT (26U)
#define MCM_ISCR_FOFCE_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FOFCE_SHIFT)) & MCM_ISCR_FOFCE_MASK)
#define MCM_ISCR_FOFCE MCM_ISCR_FOFCE_MASK
#define MCM_ISCR_FUFCE_MASK (0x8000000U)
#define MCM_ISCR_FUFCE_SHIFT (27U)
#define MCM_ISCR_FUFCE_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FUFCE_SHIFT)) & MCM_ISCR_FUFCE_MASK)
#define MCM_ISCR_FUFCE MCM_ISCR_FUFCE_MASK
#define MCM_ISCR_FIXCE_MASK (0x10000000U)
#define MCM_ISCR_FIXCE_SHIFT (28U)
#define MCM_ISCR_FIXCE_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FIXCE_SHIFT)) & MCM_ISCR_FIXCE_MASK)
#define MCM_ISCR_FIXCE MCM_ISCR_FIXCE_MASK
#define MCM_ISCR_FIDCE_MASK (0x80000000U)
#define MCM_ISCR_FIDCE_SHIFT (31U)
#define MCM_ISCR_FIDCE_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ISCR_FIDCE_SHIFT)) & MCM_ISCR_FIDCE_MASK)
#define MCM_ISCR_FIDCE MCM_ISCR_FIDCE_MASK
/*! @name ETBCC - ETB Counter Control register */
#define MCM_ETBCC_CNTEN_MASK (0x1U)
#define MCM_ETBCC_CNTEN_SHIFT (0U)
#define MCM_ETBCC_CNTEN_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ETBCC_CNTEN_SHIFT)) & MCM_ETBCC_CNTEN_MASK)
#define MCM_ETBCC_CNTEN MCM_ETBCC_CNTEN_MASK
#define MCM_ETBCC_RSPT_MASK (0x6U)
#define MCM_ETBCC_RSPT_SHIFT (1U)
#define MCM_ETBCC_RSPT_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ETBCC_RSPT_SHIFT)) & MCM_ETBCC_RSPT_MASK)
#define MCM_ETBCC_RSPT MCM_ETBCC_RSPT_MASK
#define MCM_ETBCC_RLRQ_MASK (0x8U)
#define MCM_ETBCC_RLRQ_SHIFT (3U)
#define MCM_ETBCC_RLRQ_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ETBCC_RLRQ_SHIFT)) & MCM_ETBCC_RLRQ_MASK)
#define MCM_ETBCC_RLRQ MCM_ETBCC_RLRQ_MASK
#define MCM_ETBCC_ETDIS_MASK (0x10U)
#define MCM_ETBCC_ETDIS_SHIFT (4U)
#define MCM_ETBCC_ETDIS_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ETBCC_ETDIS_SHIFT)) & MCM_ETBCC_ETDIS_MASK)
#define MCM_ETBCC_ETDIS MCM_ETBCC_ETDIS_MASK
#define MCM_ETBCC_ITDIS_MASK (0x20U)
#define MCM_ETBCC_ITDIS_SHIFT (5U)
#define MCM_ETBCC_ITDIS_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ETBCC_ITDIS_SHIFT)) & MCM_ETBCC_ITDIS_MASK)
#define MCM_ETBCC_ITDIS MCM_ETBCC_ITDIS_MASK
/*! @name ETBRL - ETB Reload register */
#define MCM_ETBRL_RELOAD_MASK (0x7FFU)
#define MCM_ETBRL_RELOAD_SHIFT (0U)
#define MCM_ETBRL_RELOAD_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ETBRL_RELOAD_SHIFT)) & MCM_ETBRL_RELOAD_MASK)
#define MCM_ETBRL_RELOAD MCM_ETBRL_RELOAD_MASK
/*! @name ETBCNT - ETB Counter Value register */
#define MCM_ETBCNT_COUNTER_MASK (0x7FFU)
#define MCM_ETBCNT_COUNTER_SHIFT (0U)
#define MCM_ETBCNT_COUNTER_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_ETBCNT_COUNTER_SHIFT)) & MCM_ETBCNT_COUNTER_MASK)
#define MCM_ETBCNT_COUNTER MCM_ETBCNT_COUNTER_MASK
/*! @name FADR - Fault address register */
#define MCM_FADR_ADDRESS_MASK (0xFFFFFFFFU)
#define MCM_FADR_ADDRESS_SHIFT (0U)
#define MCM_FADR_ADDRESS_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_FADR_ADDRESS_SHIFT)) & MCM_FADR_ADDRESS_MASK)
#define MCM_FADR_ADDRESS MCM_FADR_ADDRESS_MASK
/*! @name FATR - Fault attributes register */
#define MCM_FATR_BEDA_MASK (0x1U)
#define MCM_FATR_BEDA_SHIFT (0U)
#define MCM_FATR_BEDA_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_FATR_BEDA_SHIFT)) & MCM_FATR_BEDA_MASK)
#define MCM_FATR_BEDA MCM_FATR_BEDA_MASK
#define MCM_FATR_BEMD_MASK (0x2U)
#define MCM_FATR_BEMD_SHIFT (1U)
#define MCM_FATR_BEMD_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_FATR_BEMD_SHIFT)) & MCM_FATR_BEMD_MASK)
#define MCM_FATR_BEMD MCM_FATR_BEMD_MASK
#define MCM_FATR_BESZ_MASK (0x30U)
#define MCM_FATR_BESZ_SHIFT (4U)
#define MCM_FATR_BESZ_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_FATR_BESZ_SHIFT)) & MCM_FATR_BESZ_MASK)
#define MCM_FATR_BESZ MCM_FATR_BESZ_MASK
#define MCM_FATR_BEWT_MASK (0x80U)
#define MCM_FATR_BEWT_SHIFT (7U)
#define MCM_FATR_BEWT_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_FATR_BEWT_SHIFT)) & MCM_FATR_BEWT_MASK)
#define MCM_FATR_BEWT MCM_FATR_BEWT_MASK
#define MCM_FATR_BEMN_MASK (0xF00U)
#define MCM_FATR_BEMN_SHIFT (8U)
#define MCM_FATR_BEMN_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_FATR_BEMN_SHIFT)) & MCM_FATR_BEMN_MASK)
#define MCM_FATR_BEMN MCM_FATR_BEMN_MASK
#define MCM_FATR_BEOVR_MASK (0x80000000U)
#define MCM_FATR_BEOVR_SHIFT (31U)
#define MCM_FATR_BEOVR_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_FATR_BEOVR_SHIFT)) & MCM_FATR_BEOVR_MASK)
#define MCM_FATR_BEOVR MCM_FATR_BEOVR_MASK
/*! @name FDR - Fault data register */
#define MCM_FDR_DATA_MASK (0xFFFFFFFFU)
#define MCM_FDR_DATA_SHIFT (0U)
#define MCM_FDR_DATA_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_FDR_DATA_SHIFT)) & MCM_FDR_DATA_MASK)
#define MCM_FDR_DATA MCM_FDR_DATA_MASK
/*! @name PID - Process ID register */
#define MCM_PID_PID_MASK (0xFFU)
#define MCM_PID_PID_SHIFT (0U)
#define MCM_PID_PID_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_PID_PID_SHIFT)) & MCM_PID_PID_MASK)
#define MCM_PID_PID MCM_PID_PID_MASK
/*! @name CPO - Compute Operation Control Register */
#define MCM_CPO_CPOREQ_MASK (0x1U)
#define MCM_CPO_CPOREQ_SHIFT (0U)
#define MCM_CPO_CPOREQ_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_CPO_CPOREQ_SHIFT)) & MCM_CPO_CPOREQ_MASK)
#define MCM_CPO_CPOREQ MCM_CPO_CPOREQ_MASK
#define MCM_CPO_CPOACK_MASK (0x2U)
#define MCM_CPO_CPOACK_SHIFT (1U)
#define MCM_CPO_CPOACK_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_CPO_CPOACK_SHIFT)) & MCM_CPO_CPOACK_MASK)
#define MCM_CPO_CPOACK MCM_CPO_CPOACK_MASK
#define MCM_CPO_CPOWOI_MASK (0x4U)
#define MCM_CPO_CPOWOI_SHIFT (2U)
#define MCM_CPO_CPOWOI_SET(x) (((uint32_t)(((uint32_t)(x)) << MCM_CPO_CPOWOI_SHIFT)) & MCM_CPO_CPOWOI_MASK)
#define MCM_CPO_CPOWOI MCM_CPO_CPOWOI_MASK
/*!
* @}
*/ /* end of group MCM_Register_Masks */
/* MCM - Peripheral instance base addresses */
/** Peripheral MCM base address */
#define MCM_BASE (0xE0080000u)
/** Peripheral MCM base pointer */
#define MCM ((MCM_TypeDef *)MCM_BASE)
/** Array initializer of MCM peripheral base addresses */
#define MCM_BASE_ADDRS { MCM_BASE }
/** Array initializer of MCM peripheral base pointers */
#define MCM_BASE_PTRS { MCM }
/** Interrupt vectors for the MCM peripheral type */
#define MCM_IRQS { MCM_IRQn }
/*!
* @}
*/ /* end of group MCM_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- NV Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup NV_Peripheral_Access_Layer NV Peripheral Access Layer
* @{
*/
/** NV - Register Layout Typedef */
typedef struct {
__I uint8_t BACKKEY3; /**< Backdoor Comparison Key 3., offset: 0x0 */
__I uint8_t BACKKEY2; /**< Backdoor Comparison Key 2., offset: 0x1 */
__I uint8_t BACKKEY1; /**< Backdoor Comparison Key 1., offset: 0x2 */
__I uint8_t BACKKEY0; /**< Backdoor Comparison Key 0., offset: 0x3 */
__I uint8_t BACKKEY7; /**< Backdoor Comparison Key 7., offset: 0x4 */
__I uint8_t BACKKEY6; /**< Backdoor Comparison Key 6., offset: 0x5 */
__I uint8_t BACKKEY5; /**< Backdoor Comparison Key 5., offset: 0x6 */
__I uint8_t BACKKEY4; /**< Backdoor Comparison Key 4., offset: 0x7 */
__I uint8_t FPROT3; /**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 */
__I uint8_t FPROT2; /**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 */
__I uint8_t FPROT1; /**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA */
__I uint8_t FPROT0; /**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB */
__I uint8_t FSEC; /**< Non-volatile Flash Security Register, offset: 0xC */
__I uint8_t FOPT; /**< Non-volatile Flash Option Register, offset: 0xD */
__I uint8_t FEPROT; /**< Non-volatile EERAM Protection Register, offset: 0xE */
__I uint8_t FDPROT; /**< Non-volatile D-Flash Protection Register, offset: 0xF */
} NV_TypeDef;
/* ----------------------------------------------------------------------------
-- NV Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup NV_Register_Masks NV Register Masks
* @{
*/
/*! @name BACKKEY3 - Backdoor Comparison Key 3. */
#define NV_BACKKEY3_KEY_MASK (0xFFU)
#define NV_BACKKEY3_KEY_SHIFT (0U)
#define NV_BACKKEY3_KEY_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_BACKKEY3_KEY_SHIFT)) & NV_BACKKEY3_KEY_MASK)
#define NV_BACKKEY3_KEY NV_BACKKEY3_KEY_MASK
/*! @name BACKKEY2 - Backdoor Comparison Key 2. */
#define NV_BACKKEY2_KEY_MASK (0xFFU)
#define NV_BACKKEY2_KEY_SHIFT (0U)
#define NV_BACKKEY2_KEY_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_BACKKEY2_KEY_SHIFT)) & NV_BACKKEY2_KEY_MASK)
#define NV_BACKKEY2_KEY NV_BACKKEY2_KEY_MASK
/*! @name BACKKEY1 - Backdoor Comparison Key 1. */
#define NV_BACKKEY1_KEY_MASK (0xFFU)
#define NV_BACKKEY1_KEY_SHIFT (0U)
#define NV_BACKKEY1_KEY_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_BACKKEY1_KEY_SHIFT)) & NV_BACKKEY1_KEY_MASK)
#define NV_BACKKEY1_KEY NV_BACKKEY1_KEY_MASK
/*! @name BACKKEY0 - Backdoor Comparison Key 0. */
#define NV_BACKKEY0_KEY_MASK (0xFFU)
#define NV_BACKKEY0_KEY_SHIFT (0U)
#define NV_BACKKEY0_KEY_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_BACKKEY0_KEY_SHIFT)) & NV_BACKKEY0_KEY_MASK)
#define NV_BACKKEY0_KEY NV_BACKKEY0_KEY_MASK
/*! @name BACKKEY7 - Backdoor Comparison Key 7. */
#define NV_BACKKEY7_KEY_MASK (0xFFU)
#define NV_BACKKEY7_KEY_SHIFT (0U)
#define NV_BACKKEY7_KEY_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_BACKKEY7_KEY_SHIFT)) & NV_BACKKEY7_KEY_MASK)
#define NV_BACKKEY7_KEY NV_BACKKEY7_KEY_MASK
/*! @name BACKKEY6 - Backdoor Comparison Key 6. */
#define NV_BACKKEY6_KEY_MASK (0xFFU)
#define NV_BACKKEY6_KEY_SHIFT (0U)
#define NV_BACKKEY6_KEY_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_BACKKEY6_KEY_SHIFT)) & NV_BACKKEY6_KEY_MASK)
#define NV_BACKKEY6_KEY NV_BACKKEY6_KEY_MASK
/*! @name BACKKEY5 - Backdoor Comparison Key 5. */
#define NV_BACKKEY5_KEY_MASK (0xFFU)
#define NV_BACKKEY5_KEY_SHIFT (0U)
#define NV_BACKKEY5_KEY_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_BACKKEY5_KEY_SHIFT)) & NV_BACKKEY5_KEY_MASK)
#define NV_BACKKEY5_KEY NV_BACKKEY5_KEY_MASK
/*! @name BACKKEY4 - Backdoor Comparison Key 4. */
#define NV_BACKKEY4_KEY_MASK (0xFFU)
#define NV_BACKKEY4_KEY_SHIFT (0U)
#define NV_BACKKEY4_KEY_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_BACKKEY4_KEY_SHIFT)) & NV_BACKKEY4_KEY_MASK)
#define NV_BACKKEY4_KEY NV_BACKKEY4_KEY_MASK
/*! @name FPROT3 - Non-volatile P-Flash Protection 1 - Low Register */
#define NV_FPROT3_PROT_MASK (0xFFU)
#define NV_FPROT3_PROT_SHIFT (0U)
#define NV_FPROT3_PROT_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_FPROT3_PROT_SHIFT)) & NV_FPROT3_PROT_MASK)
#define NV_FPROT3_PROT NV_FPROT3_PROT_MASK
/*! @name FPROT2 - Non-volatile P-Flash Protection 1 - High Register */
#define NV_FPROT2_PROT_MASK (0xFFU)
#define NV_FPROT2_PROT_SHIFT (0U)
#define NV_FPROT2_PROT_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_FPROT2_PROT_SHIFT)) & NV_FPROT2_PROT_MASK)
#define NV_FPROT2_PROT NV_FPROT2_PROT_MASK
/*! @name FPROT1 - Non-volatile P-Flash Protection 0 - Low Register */
#define NV_FPROT1_PROT_MASK (0xFFU)
#define NV_FPROT1_PROT_SHIFT (0U)
#define NV_FPROT1_PROT_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_FPROT1_PROT_SHIFT)) & NV_FPROT1_PROT_MASK)
#define NV_FPROT1_PROT NV_FPROT1_PROT_MASK
/*! @name FPROT0 - Non-volatile P-Flash Protection 0 - High Register */
#define NV_FPROT0_PROT_MASK (0xFFU)
#define NV_FPROT0_PROT_SHIFT (0U)
#define NV_FPROT0_PROT_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_FPROT0_PROT_SHIFT)) & NV_FPROT0_PROT_MASK)
#define NV_FPROT0_PROT NV_FPROT0_PROT_MASK
/*! @name FSEC - Non-volatile Flash Security Register */
#define NV_FSEC_SEC_MASK (0x3U)
#define NV_FSEC_SEC_SHIFT (0U)
#define NV_FSEC_SEC_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_FSEC_SEC_SHIFT)) & NV_FSEC_SEC_MASK)
#define NV_FSEC_SEC NV_FSEC_SEC_MASK
#define NV_FSEC_FSLACC_MASK (0xCU)
#define NV_FSEC_FSLACC_SHIFT (2U)
#define NV_FSEC_FSLACC_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_FSEC_FSLACC_SHIFT)) & NV_FSEC_FSLACC_MASK)
#define NV_FSEC_FSLACC NV_FSEC_FSLACC_MASK
#define NV_FSEC_MEEN_MASK (0x30U)
#define NV_FSEC_MEEN_SHIFT (4U)
#define NV_FSEC_MEEN_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_FSEC_MEEN_SHIFT)) & NV_FSEC_MEEN_MASK)
#define NV_FSEC_MEEN NV_FSEC_MEEN_MASK
#define NV_FSEC_KEYEN_MASK (0xC0U)
#define NV_FSEC_KEYEN_SHIFT (6U)
#define NV_FSEC_KEYEN_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_FSEC_KEYEN_SHIFT)) & NV_FSEC_KEYEN_MASK)
#define NV_FSEC_KEYEN NV_FSEC_KEYEN_MASK
/*! @name FOPT - Non-volatile Flash Option Register */
#define NV_FOPT_LPBOOT_MASK (0x1U)
#define NV_FOPT_LPBOOT_SHIFT (0U)
#define NV_FOPT_LPBOOT_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_FOPT_LPBOOT_SHIFT)) & NV_FOPT_LPBOOT_MASK)
#define NV_FOPT_LPBOOT NV_FOPT_LPBOOT_MASK
#define NV_FOPT_EZPORT_DIS_MASK (0x2U)
#define NV_FOPT_EZPORT_DIS_SHIFT (1U)
#define NV_FOPT_EZPORT_DIS_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_FOPT_EZPORT_DIS_SHIFT)) & NV_FOPT_EZPORT_DIS_MASK)
#define NV_FOPT_EZPORT_DIS NV_FOPT_EZPORT_DIS_MASK
#define NV_FOPT_NMI_DIS_MASK (0x4U)
#define NV_FOPT_NMI_DIS_SHIFT (2U)
#define NV_FOPT_NMI_DIS_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_FOPT_NMI_DIS_SHIFT)) & NV_FOPT_NMI_DIS_MASK)
#define NV_FOPT_NMI_DIS NV_FOPT_NMI_DIS_MASK
/*! @name FEPROT - Non-volatile EERAM Protection Register */
#define NV_FEPROT_EPROT_MASK (0xFFU)
#define NV_FEPROT_EPROT_SHIFT (0U)
#define NV_FEPROT_EPROT_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_FEPROT_EPROT_SHIFT)) & NV_FEPROT_EPROT_MASK)
#define NV_FEPROT_EPROT NV_FEPROT_EPROT_MASK
/*! @name FDPROT - Non-volatile D-Flash Protection Register */
#define NV_FDPROT_DPROT_MASK (0xFFU)
#define NV_FDPROT_DPROT_SHIFT (0U)
#define NV_FDPROT_DPROT_SET(x) (((uint8_t)(((uint8_t)(x)) << NV_FDPROT_DPROT_SHIFT)) & NV_FDPROT_DPROT_MASK)
#define NV_FDPROT_DPROT NV_FDPROT_DPROT_MASK
/*!
* @}
*/ /* end of group NV_Register_Masks */
/* NV - Peripheral instance base addresses */
/** Peripheral FTFE_FlashConfig base address */
#define FTFE_FlashConfig_BASE (0x400u)
/** Peripheral FTFE_FlashConfig base pointer */
#define FTFE_FlashConfig ((NV_TypeDef *)FTFE_FlashConfig_BASE)
/** Array initializer of NV peripheral base addresses */
#define NV_BASE_ADDRS { FTFE_FlashConfig_BASE }
/** Array initializer of NV peripheral base pointers */
#define NV_BASE_PTRS { FTFE_FlashConfig }
/*!
* @}
*/ /* end of group NV_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- OSC Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup OSC0_Peripheral_Access_Layer OSC Peripheral Access Layer
* @{
*/
/** OSC - Register Layout Typedef */
typedef struct {
__IO uint8_t CR; /**< OSC Control Register, offset: 0x0 */
uint8_t RESERVED_0[1];
__IO uint8_t DIV; /**< OSC0_DIV, offset: 0x2 */
} OSC0_TypeDef;
/* ----------------------------------------------------------------------------
-- OSC Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup OSC0_Register_Masks OSC Register Masks
* @{
*/
/*! @name CR - OSC Control Register */
#define OSC0_CR_SC16P_MASK (0x1U)
#define OSC0_CR_SC16P_SHIFT (0U)
#define OSC0_CR_SC16P_SET(x) (((uint8_t)(((uint8_t)(x)) << OSC0_CR_SC16P_SHIFT)) & OSC0_CR_SC16P_MASK)
#define OSC0_CR_SC16P OSC0_CR_SC16P_MASK
#define OSC0_CR_SC8P_MASK (0x2U)
#define OSC0_CR_SC8P_SHIFT (1U)
#define OSC0_CR_SC8P_SET(x) (((uint8_t)(((uint8_t)(x)) << OSC0_CR_SC8P_SHIFT)) & OSC0_CR_SC8P_MASK)
#define OSC0_CR_SC8P OSC0_CR_SC8P_MASK
#define OSC_CR_SC8P OSC0_CR_SC8P(1)
#define OSC0_CR_SC4P_MASK (0x4U)
#define OSC0_CR_SC4P_SHIFT (2U)
#define OSC0_CR_SC4P_SET(x) (((uint8_t)(((uint8_t)(x)) << OSC0_CR_SC4P_SHIFT)) & OSC0_CR_SC4P_MASK)
#define OSC0_CR_SC4P OSC0_CR_SC4P_MASK
#define OSC_CR_SC4P OSC0_CR_SC4P(1)
#define OSC0_CR_SC2P_MASK (0x8U)
#define OSC0_CR_SC2P_SHIFT (3U)
#define OSC0_CR_SC2P_SET(x) (((uint8_t)(((uint8_t)(x)) << OSC0_CR_SC2P_SHIFT)) & OSC0_CR_SC2P_MASK)
#define OSC0_CR_SC2P OSC0_CR_SC2P_MASK
#define OSC_CR_SC2P OSC0_CR_SC2P(1)
#define OSC0_CR_EREFSTEN_MASK (0x20U)
#define OSC0_CR_EREFSTEN_SHIFT (5U)
#define OSC0_CR_EREFSTEN_SET(x) (((uint8_t)(((uint8_t)(x)) << OSC0_CR_EREFSTEN_SHIFT)) & OSC0_CR_EREFSTEN_MASK)
#define OSC0_CR_EREFSTEN OSC0_CR_EREFSTEN_MASK
#define OSC0_CR_ERCLKEN_MASK (0x80U)
#define OSC0_CR_ERCLKEN_SHIFT (7U)
#define OSC0_CR_ERCLKEN_SET(x) (((uint8_t)(((uint8_t)(x)) << OSC0_CR_ERCLKEN_SHIFT)) & OSC0_CR_ERCLKEN_MASK)
#define OSC0_CR_ERCLKEN OSC0_CR_ERCLKEN_MASK
/*! @name DIV - OSC0_DIV */
#define OSC0_DIV_ERPS_MASK (0xC0U)
#define OSC0_DIV_ERPS_SHIFT (6U)
#define OSC0_DIV_ERPS_SET(x) (((uint8_t)(((uint8_t)(x)) << OSC0_DIV_ERPS_SHIFT)) & OSC0_DIV_ERPS_MASK)
#define OSC0_DIV_ERPS OSC0_DIV_ERPS_MASK
/*!
* @}
*/ /* end of group OSC0_Register_Masks */
/* OSC - Peripheral instance base addresses */
/** Peripheral OSC base address */
#define OSC0_BASE (0x40065000u)
/** Peripheral OSC base pointer */
#define OSC0 ((OSC0_TypeDef *)OSC0_BASE)
/** Array initializer of OSC peripheral base addresses */
#define OSC0_BASE_ADDRS { OSC0_BASE }
/** Array initializer of OSC peripheral base pointers */
#define OSC0_BASE_PTRS { OSC }
/*!
* @}
*/ /* end of group OSC0_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- PDB Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup PDB_Peripheral_Access_Layer PDB Peripheral Access Layer
* @{
*/
/** PDB - Register Layout Typedef */
typedef struct {
__IO uint32_t SC; /**< Status and Control register, offset: 0x0 */
__IO uint32_t MOD; /**< Modulus register, offset: 0x4 */
__I uint32_t CNT; /**< Counter register, offset: 0x8 */
__IO uint32_t IDLY; /**< Interrupt Delay register, offset: 0xC */
struct { /* offset: 0x10, array step: 0x28 */
__IO uint32_t C1; /**< Channel n Control register 1, array offset: 0x10, array step: 0x28 */
__IO uint32_t S; /**< Channel n Status register, array offset: 0x14, array step: 0x28 */
__IO uint32_t DLY[2]; /**< Channel n Delay 0 register..Channel n Delay 1 register, array offset: 0x18, array step: index*0x28, index2*0x4 */
uint8_t RESERVED_0[24];
} CH[2];
uint8_t RESERVED_0[240];
struct { /* offset: 0x150, array step: 0x8 */
__IO uint32_t INTC; /**< DAC Interval Trigger n Control register, array offset: 0x150, array step: 0x8 */
__IO uint32_t INT; /**< DAC Interval n register, array offset: 0x154, array step: 0x8 */
} DAC[2];
uint8_t RESERVED_1[48];
__IO uint32_t POEN; /**< Pulse-Out n Enable register, offset: 0x190 */
__IO uint32_t PODLY[4]; /**< Pulse-Out n Delay register, array offset: 0x194, array step: 0x4 */
} PDB_TypeDef;
/* ----------------------------------------------------------------------------
-- PDB Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup PDB_Register_Masks PDB Register Masks
* @{
*/
/*! @name SC - Status and Control register */
#define PDB_SC_LDOK_MASK (0x1U)
#define PDB_SC_LDOK_SHIFT (0U)
#define PDB_SC_LDOK_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_LDOK_SHIFT)) & PDB_SC_LDOK_MASK)
#define PDB_SC_LDOK PDB_SC_LDOK_MASK
#define PDB_SC_CONT_MASK (0x2U)
#define PDB_SC_CONT_SHIFT (1U)
#define PDB_SC_CONT_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_CONT_SHIFT)) & PDB_SC_CONT_MASK)
#define PDB_SC_CONT PDB_SC_CONT_MASK
#define PDB_SC_MULT_MASK (0xCU)
#define PDB_SC_MULT_SHIFT (2U)
#define PDB_SC_MULT_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_MULT_SHIFT)) & PDB_SC_MULT_MASK)
#define PDB_SC_MULT PDB_SC_MULT_MASK
#define PDB_SC_PDBIE_MASK (0x20U)
#define PDB_SC_PDBIE_SHIFT (5U)
#define PDB_SC_PDBIE_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_PDBIE_SHIFT)) & PDB_SC_PDBIE_MASK)
#define PDB_SC_PDBIE PDB_SC_PDBIE_MASK
#define PDB_SC_PDBIF_MASK (0x40U)
#define PDB_SC_PDBIF_SHIFT (6U)
#define PDB_SC_PDBIF_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_PDBIF_SHIFT)) & PDB_SC_PDBIF_MASK)
#define PDB_SC_PDBIF PDB_SC_PDBIF_MASK
#define PDB_SC_PDBEN_MASK (0x80U)
#define PDB_SC_PDBEN_SHIFT (7U)
#define PDB_SC_PDBEN_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_PDBEN_SHIFT)) & PDB_SC_PDBEN_MASK)
#define PDB_SC_PDBEN PDB_SC_PDBEN_MASK
#define PDB_SC_TRGSEL_MASK (0xF00U)
#define PDB_SC_TRGSEL_SHIFT (8U)
#define PDB_SC_TRGSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_TRGSEL_SHIFT)) & PDB_SC_TRGSEL_MASK)
#define PDB_SC_TRGSEL PDB_SC_TRGSEL_MASK
#define PDB_SC_PRESCALER_MASK (0x7000U)
#define PDB_SC_PRESCALER_SHIFT (12U)
#define PDB_SC_PRESCALER_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_PRESCALER_SHIFT)) & PDB_SC_PRESCALER_MASK)
#define PDB_SC_PRESCALER PDB_SC_PRESCALER_MASK
#define PDB_SC_DMAEN_MASK (0x8000U)
#define PDB_SC_DMAEN_SHIFT (15U)
#define PDB_SC_DMAEN_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_DMAEN_SHIFT)) & PDB_SC_DMAEN_MASK)
#define PDB_SC_DMAEN PDB_SC_DMAEN_MASK
#define PDB_SC_SWTRIG_MASK (0x10000U)
#define PDB_SC_SWTRIG_SHIFT (16U)
#define PDB_SC_SWTRIG_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_SWTRIG_SHIFT)) & PDB_SC_SWTRIG_MASK)
#define PDB_SC_SWTRIG PDB_SC_SWTRIG_MASK
#define PDB_SC_PDBEIE_MASK (0x20000U)
#define PDB_SC_PDBEIE_SHIFT (17U)
#define PDB_SC_PDBEIE_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_PDBEIE_SHIFT)) & PDB_SC_PDBEIE_MASK)
#define PDB_SC_PDBEIE PDB_SC_PDBEIE_MASK
#define PDB_SC_LDMOD_MASK (0xC0000U)
#define PDB_SC_LDMOD_SHIFT (18U)
#define PDB_SC_LDMOD_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_SC_LDMOD_SHIFT)) & PDB_SC_LDMOD_MASK)
#define PDB_SC_LDMOD PDB_SC_LDMOD_MASK
/*! @name MOD - Modulus register */
#define PDB_MOD_MOD_MASK (0xFFFFU)
#define PDB_MOD_MOD_SHIFT (0U)
#define PDB_MOD_MOD_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_MOD_MOD_SHIFT)) & PDB_MOD_MOD_MASK)
#define PDB_MOD_MOD PDB_MOD_MOD_MASK
/*! @name CNT - Counter register */
#define PDB_CNT_CNT_MASK (0xFFFFU)
#define PDB_CNT_CNT_SHIFT (0U)
#define PDB_CNT_CNT_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_CNT_CNT_SHIFT)) & PDB_CNT_CNT_MASK)
#define PDB_CNT_CNT PDB_CNT_CNT_MASK
/*! @name IDLY - Interrupt Delay register */
#define PDB_IDLY_IDLY_MASK (0xFFFFU)
#define PDB_IDLY_IDLY_SHIFT (0U)
#define PDB_IDLY_IDLY_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_IDLY_IDLY_SHIFT)) & PDB_IDLY_IDLY_MASK)
#define PDB_IDLY_IDLY PDB_IDLY_IDLY_MASK
/*! @name C1 - Channel n Control register 1 */
#define PDB_C1_EN_MASK (0xFFU)
#define PDB_C1_EN_SHIFT (0U)
#define PDB_C1_EN_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_C1_EN_SHIFT)) & PDB_C1_EN_MASK)
#define PDB_C1_EN PDB_C1_EN_MASK
#define PDB_C1_TOS_MASK (0xFF00U)
#define PDB_C1_TOS_SHIFT (8U)
#define PDB_C1_TOS_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_C1_TOS_SHIFT)) & PDB_C1_TOS_MASK)
#define PDB_C1_TOS PDB_C1_TOS_MASK
#define PDB_C1_BB_MASK (0xFF0000U)
#define PDB_C1_BB_SHIFT (16U)
#define PDB_C1_BB_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_C1_BB_SHIFT)) & PDB_C1_BB_MASK)
#define PDB_C1_BB PDB_C1_BB_MASK
/* The count of PDB_C1 */
#define PDB_C1_COUNT (2U)
/*! @name S - Channel n Status register */
#define PDB_S_ERR_MASK (0xFFU)
#define PDB_S_ERR_SHIFT (0U)
#define PDB_S_ERR_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_S_ERR_SHIFT)) & PDB_S_ERR_MASK)
#define PDB_S_ERR PDB_S_ERR_MASK
#define PDB_S_CF_MASK (0xFF0000U)
#define PDB_S_CF_SHIFT (16U)
#define PDB_S_CF_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_S_CF_SHIFT)) & PDB_S_CF_MASK)
#define PDB_S_CF PDB_S_CF_MASK
/* The count of PDB_S */
#define PDB_S_COUNT (2U)
/*! @name DLY - Channel n Delay 0 register..Channel n Delay 1 register */
#define PDB_DLY_DLY_MASK (0xFFFFU)
#define PDB_DLY_DLY_SHIFT (0U)
#define PDB_DLY_DLY_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_DLY_DLY_SHIFT)) & PDB_DLY_DLY_MASK)
#define PDB_DLY_DLY PDB_DLY_DLY_MASK
/* The count of PDB_DLY */
#define PDB_DLY_COUNT (2U)
/* The count of PDB_DLY */
#define PDB_DLY_COUNT2 (2U)
/*! @name INTC - DAC Interval Trigger n Control register */
#define PDB_INTC_TOE_MASK (0x1U)
#define PDB_INTC_TOE_SHIFT (0U)
#define PDB_INTC_TOE_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_INTC_TOE_SHIFT)) & PDB_INTC_TOE_MASK)
#define PDB_INTC_TOE PDB_INTC_TOE_MASK
#define PDB_INTC_EXT_MASK (0x2U)
#define PDB_INTC_EXT_SHIFT (1U)
#define PDB_INTC_EXT_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_INTC_EXT_SHIFT)) & PDB_INTC_EXT_MASK)
#define PDB_INTC_EXT PDB_INTC_EXT_MASK
/* The count of PDB_INTC */
#define PDB_INTC_COUNT (2U)
/*! @name INT - DAC Interval n register */
#define PDB_INT_INT_MASK (0xFFFFU)
#define PDB_INT_INT_SHIFT (0U)
#define PDB_INT_INT_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_INT_INT_SHIFT)) & PDB_INT_INT_MASK)
#define PDB_INT_INT PDB_INT_INT_MASK
/* The count of PDB_INT */
#define PDB_INT_COUNT (2U)
/*! @name POEN - Pulse-Out n Enable register */
#define PDB_POEN_POEN_MASK (0xFFU)
#define PDB_POEN_POEN_SHIFT (0U)
#define PDB_POEN_POEN_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_POEN_POEN_SHIFT)) & PDB_POEN_POEN_MASK)
#define PDB_POEN_POEN PDB_POEN_POEN_MASK
/*! @name PODLY - Pulse-Out n Delay register */
#define PDB_PODLY_DLY2_MASK (0xFFFFU)
#define PDB_PODLY_DLY2_SHIFT (0U)
#define PDB_PODLY_DLY2_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_PODLY_DLY2_SHIFT)) & PDB_PODLY_DLY2_MASK)
#define PDB_PODLY_DLY2 PDB_PODLY_DLY2_MASK
#define PDB_PODLY_DLY1_MASK (0xFFFF0000U)
#define PDB_PODLY_DLY1_SHIFT (16U)
#define PDB_PODLY_DLY1_SET(x) (((uint32_t)(((uint32_t)(x)) << PDB_PODLY_DLY1_SHIFT)) & PDB_PODLY_DLY1_MASK)
#define PDB_PODLY_DLY1 PDB_PODLY_DLY1_MASK
/* The count of PDB_PODLY */
#define PDB_PODLY_COUNT (4U)
/*!
* @}
*/ /* end of group PDB_Register_Masks */
/* PDB - Peripheral instance base addresses */
/** Peripheral PDB0 base address */
#define PDB0_BASE (0x40036000u)
/** Peripheral PDB0 base pointer */
#define PDB0 ((PDB_TypeDef *)PDB0_BASE)
/** Array initializer of PDB peripheral base addresses */
#define PDB_BASE_ADDRS { PDB0_BASE }
/** Array initializer of PDB peripheral base pointers */
#define PDB_BASE_PTRS { PDB0 }
/** Interrupt vectors for the PDB peripheral type */
#define PDB_IRQS { PDB0_IRQn }
/*!
* @}
*/ /* end of group PDB_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- PIT Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup PIT_Peripheral_Access_Layer PIT Peripheral Access Layer
* @{
*/
/** PIT - Register Layout Typedef */
typedef struct {
__IO uint32_t MCR; /**< PIT Module Control Register, offset: 0x0 */
uint8_t RESERVED_0[220];
__I uint32_t LTMR64H; /**< PIT Upper Lifetime Timer Register, offset: 0xE0 */
__I uint32_t LTMR64L; /**< PIT Lower Lifetime Timer Register, offset: 0xE4 */
uint8_t RESERVED_1[24];
struct PIT_CHANNEL{ /* offset: 0x100, array step: 0x10 */
__IO uint32_t LDVAL; /**< Timer Load Value Register, array offset: 0x100, array step: 0x10 */
__I uint32_t CVAL; /**< Current Timer Value Register, array offset: 0x104, array step: 0x10 */
__IO uint32_t TCTRL; /**< Timer Control Register, array offset: 0x108, array step: 0x10 */
__IO uint32_t TFLG; /**< Timer Flag Register, array offset: 0x10C, array step: 0x10 */
} CHANNEL[4];
} PIT_TypeDef;
/* ----------------------------------------------------------------------------
-- PIT Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup PIT_Register_Masks PIT Register Masks
* @{
*/
/*! @name MCR - PIT Module Control Register */
#define PIT_MCR_FRZ_MASK (0x1U)
#define PIT_MCR_FRZ_SHIFT (0U)
#define PIT_MCR_FRZ_SET(x) (((uint32_t)(((uint32_t)(x)) << PIT_MCR_FRZ_SHIFT)) & PIT_MCR_FRZ_MASK)
#define PIT_MCR_FRZ PIT_MCR_FRZ_MASK
#define PIT_MCR_MDIS_MASK (0x2U)
#define PIT_MCR_MDIS_SHIFT (1U)
#define PIT_MCR_MDIS_SET(x) (((uint32_t)(((uint32_t)(x)) << PIT_MCR_MDIS_SHIFT)) & PIT_MCR_MDIS_MASK)
#define PIT_MCR_MDIS PIT_MCR_MDIS_MASK
/*! @name LTMR64H - PIT Upper Lifetime Timer Register */
#define PIT_LTMR64H_LTH_MASK (0xFFFFFFFFU)
#define PIT_LTMR64H_LTH_SHIFT (0U)
#define PIT_LTMR64H_LTH_SET(x) (((uint32_t)(((uint32_t)(x)) << PIT_LTMR64H_LTH_SHIFT)) & PIT_LTMR64H_LTH_MASK)
#define PIT_LTMR64H_LTH PIT_LTMR64H_LTH_MASK
/*! @name LTMR64L - PIT Lower Lifetime Timer Register */
#define PIT_LTMR64L_LTL_MASK (0xFFFFFFFFU)
#define PIT_LTMR64L_LTL_SHIFT (0U)
#define PIT_LTMR64L_LTL_SET(x) (((uint32_t)(((uint32_t)(x)) << PIT_LTMR64L_LTL_SHIFT)) & PIT_LTMR64L_LTL_MASK)
#define PIT_LTMR64L_LTL PIT_LTMR64L_LTL_MASK
/*! @name LDVAL - Timer Load Value Register */
#define PIT_LDVAL_TSV_MASK (0xFFFFFFFFU)
#define PIT_LDVAL_TSV_SHIFT (0U)
#define PIT_LDVAL_TSV_SET(x) (((uint32_t)(((uint32_t)(x)) << PIT_LDVAL_TSV_SHIFT)) & PIT_LDVAL_TSV_MASK)
#define PIT_LDVAL_TSV PIT_LDVAL_TSV_MASK
/* The count of PIT_LDVAL */
#define PIT_LDVAL_COUNT (4U)
/*! @name CVAL - Current Timer Value Register */
#define PIT_CVAL_TVL_MASK (0xFFFFFFFFU)
#define PIT_CVAL_TVL_SHIFT (0U)
#define PIT_CVAL_TVL_SET(x) (((uint32_t)(((uint32_t)(x)) << PIT_CVAL_TVL_SHIFT)) & PIT_CVAL_TVL_MASK)
#define PIT_CVAL_TVL PIT_CVAL_TVL_MASK
/* The count of PIT_CVAL */
#define PIT_CVAL_COUNT (4U)
/*! @name TCTRL - Timer Control Register */
#define PIT_TCTRLn_TEN_MASK (0x1U)
#define PIT_TCTRLn_TEN_SHIFT (0U)
#define PIT_TCTRLn_TEN_SET(x) (((uint32_t)(((uint32_t)(x)) << PIT_TCTRLn_TEN_SHIFT)) & PIT_TCTRLn_TEN_MASK)
#define PIT_TCTRLn_TEN PIT_TCTRLn_TEN_MASK
#define PIT_TCTRLn_TIE_MASK (0x2U)
#define PIT_TCTRLn_TIE_SHIFT (1U)
#define PIT_TCTRLn_TIE_SET(x) (((uint32_t)(((uint32_t)(x)) << PIT_TCTRLn_TIE_SHIFT)) & PIT_TCTRLn_TIE_MASK)
#define PIT_TCTRLn_TIE PIT_TCTRLn_TIE_MASK
#define PIT_TCTRLn_CHN_MASK (0x4U)
#define PIT_TCTRLn_CHN_SHIFT (2U)
#define PIT_TCTRLn_CHN_SET(x) (((uint32_t)(((uint32_t)(x)) << PIT_TCTRLn_CHN_SHIFT)) & PIT_TCTRLn_CHN_MASK)
#define PIT_TCTRLn_CHN PIT_TCTRLn_CHN_MASK
/* The count of PIT_TCTRL */
#define PIT_TCTRLn_COUNT (4U)
/*! @name TFLG - Timer Flag Register */
#define PIT_TFLGn_TIF_MASK (0x1U)
#define PIT_TFLGn_TIF_SHIFT (0U)
#define PIT_TFLGn_TIF_SET(x) (((uint32_t)(((uint32_t)(x)) << PIT_TFLGn_TIF_SHIFT)) & PIT_TFLGn_TIF_MASK)
#define PIT_TFLGn_TIF PIT_TFLGn_TIF_MASK
/* The count of PIT_TFLG */
#define PIT_TFLGn_COUNT (4U)
/*!
* @}
*/ /* end of group PIT_Register_Masks */
/* PIT - Peripheral instance base addresses */
/** Peripheral PIT base address */
#define PIT_BASE (0x40037000u)
/** Peripheral PIT base pointer */
#define PIT ((PIT_TypeDef *)PIT_BASE)
/** Array initializer of PIT peripheral base addresses */
#define PIT_BASE_ADDRS { PIT_BASE }
/** Array initializer of PIT peripheral base pointers */
#define PIT_BASE_PTRS { PIT }
/** Interrupt vectors for the PIT peripheral type */
#define PIT_IRQS { { PIT0_IRQn, PIT1_IRQn, PIT2_IRQn, PIT3_IRQn } }
/*!
* @}
*/ /* end of group PIT_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- PMC Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup PMC_Peripheral_Access_Layer PMC Peripheral Access Layer
* @{
*/
/** PMC - Register Layout Typedef */
typedef struct {
__IO uint8_t LVDSC1; /**< Low Voltage Detect Status And Control 1 register, offset: 0x0 */
__IO uint8_t LVDSC2; /**< Low Voltage Detect Status And Control 2 register, offset: 0x1 */
__IO uint8_t REGSC; /**< Regulator Status And Control register, offset: 0x2 */
} PMC_TypeDef;
/* ----------------------------------------------------------------------------
-- PMC Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup PMC_Register_Masks PMC Register Masks
* @{
*/
/*! @name LVDSC1 - Low Voltage Detect Status And Control 1 register */
#define PMC_LVDSC1_LVDV_MASK (0x3U)
#define PMC_LVDSC1_LVDV_SHIFT (0U)
#define PMC_LVDSC1_LVDV_SET(x) (((uint8_t)(((uint8_t)(x)) << PMC_LVDSC1_LVDV_SHIFT)) & PMC_LVDSC1_LVDV_MASK)
#define PMC_LVDSC1_LVDV PMC_LVDSC1_LVDV_MASK
#define PMC_LVDSC1_LVDRE_MASK (0x10U)
#define PMC_LVDSC1_LVDRE_SHIFT (4U)
#define PMC_LVDSC1_LVDRE_SET(x) (((uint8_t)(((uint8_t)(x)) << PMC_LVDSC1_LVDRE_SHIFT)) & PMC_LVDSC1_LVDRE_MASK)
#define PMC_LVDSC1_LVDRE PMC_LVDSC1_LVDRE_MASK
#define PMC_LVDSC1_LVDIE_MASK (0x20U)
#define PMC_LVDSC1_LVDIE_SHIFT (5U)
#define PMC_LVDSC1_LVDIE_SET(x) (((uint8_t)(((uint8_t)(x)) << PMC_LVDSC1_LVDIE_SHIFT)) & PMC_LVDSC1_LVDIE_MASK)
#define PMC_LVDSC1_LVDIE PMC_LVDSC1_LVDIE_MASK
#define PMC_LVDSC1_LVDACK_MASK (0x40U)
#define PMC_LVDSC1_LVDACK_SHIFT (6U)
#define PMC_LVDSC1_LVDACK_SET(x) (((uint8_t)(((uint8_t)(x)) << PMC_LVDSC1_LVDACK_SHIFT)) & PMC_LVDSC1_LVDACK_MASK)
#define PMC_LVDSC1_LVDACK PMC_LVDSC1_LVDACK_MASK
#define PMC_LVDSC1_LVDF_MASK (0x80U)
#define PMC_LVDSC1_LVDF_SHIFT (7U)
#define PMC_LVDSC1_LVDF_SET(x) (((uint8_t)(((uint8_t)(x)) << PMC_LVDSC1_LVDF_SHIFT)) & PMC_LVDSC1_LVDF_MASK)
#define PMC_LVDSC1_LVDF PMC_LVDSC1_LVDF_MASK
/*! @name LVDSC2 - Low Voltage Detect Status And Control 2 register */
#define PMC_LVDSC2_LVWV_MASK (0x3U)
#define PMC_LVDSC2_LVWV_SHIFT (0U)
#define PMC_LVDSC2_LVWV_SET(x) (((uint8_t)(((uint8_t)(x)) << PMC_LVDSC2_LVWV_SHIFT)) & PMC_LVDSC2_LVWV_MASK)
#define PMC_LVDSC2_LVWV PMC_LVDSC2_LVWV_MASK
#define PMC_LVDSC2_LVWIE_MASK (0x20U)
#define PMC_LVDSC2_LVWIE_SHIFT (5U)
#define PMC_LVDSC2_LVWIE_SET(x) (((uint8_t)(((uint8_t)(x)) << PMC_LVDSC2_LVWIE_SHIFT)) & PMC_LVDSC2_LVWIE_MASK)
#define PMC_LVDSC2_LVWIE PMC_LVDSC2_LVWIE_MASK
#define PMC_LVDSC2_LVWACK_MASK (0x40U)
#define PMC_LVDSC2_LVWACK_SHIFT (6U)
#define PMC_LVDSC2_LVWACK_SET(x) (((uint8_t)(((uint8_t)(x)) << PMC_LVDSC2_LVWACK_SHIFT)) & PMC_LVDSC2_LVWACK_MASK)
#define PMC_LVDSC2_LVWACK PMC_LVDSC2_LVWACK_MASK
#define PMC_LVDSC2_LVWF_MASK (0x80U)
#define PMC_LVDSC2_LVWF_SHIFT (7U)
#define PMC_LVDSC2_LVWF_SET(x) (((uint8_t)(((uint8_t)(x)) << PMC_LVDSC2_LVWF_SHIFT)) & PMC_LVDSC2_LVWF_MASK)
#define PMC_LVDSC2_LVWF PMC_LVDSC2_LVWF_MASK
/*! @name REGSC - Regulator Status And Control register */
#define PMC_REGSC_BGBE_MASK (0x1U)
#define PMC_REGSC_BGBE_SHIFT (0U)
#define PMC_REGSC_BGBE_SET(x) (((uint8_t)(((uint8_t)(x)) << PMC_REGSC_BGBE_SHIFT)) & PMC_REGSC_BGBE_MASK)
#define PMC_REGSC_BGBE PMC_REGSC_BGBE_MASK
#define PMC_REGSC_REGONS_MASK (0x4U)
#define PMC_REGSC_REGONS_SHIFT (2U)
#define PMC_REGSC_REGONS_SET(x) (((uint8_t)(((uint8_t)(x)) << PMC_REGSC_REGONS_SHIFT)) & PMC_REGSC_REGONS_MASK)
#define PMC_REGSC_REGONS PMC_REGSC_REGONS_MASK
#define PMC_REGSC_ACKISO_MASK (0x8U)
#define PMC_REGSC_ACKISO_SHIFT (3U)
#define PMC_REGSC_ACKISO_SET(x) (((uint8_t)(((uint8_t)(x)) << PMC_REGSC_ACKISO_SHIFT)) & PMC_REGSC_ACKISO_MASK)
#define PMC_REGSC_ACKISO PMC_REGSC_ACKISO_MASK
#define PMC_REGSC_BGEN_MASK (0x10U)
#define PMC_REGSC_BGEN_SHIFT (4U)
#define PMC_REGSC_BGEN_SET(x) (((uint8_t)(((uint8_t)(x)) << PMC_REGSC_BGEN_SHIFT)) & PMC_REGSC_BGEN_MASK)
#define PMC_REGSC_BGEN PMC_REGSC_BGEN_MASK
/*!
* @}
*/ /* end of group PMC_Register_Masks */
/* PMC - Peripheral instance base addresses */
/** Peripheral PMC base address */
#define PMC_BASE (0x4007D000u)
/** Peripheral PMC base pointer */
#define PMC ((PMC_TypeDef *)PMC_BASE)
/** Array initializer of PMC peripheral base addresses */
#define PMC_BASE_ADDRS { PMC_BASE }
/** Array initializer of PMC peripheral base pointers */
#define PMC_BASE_PTRS { PMC }
/** Interrupt vectors for the PMC peripheral type */
#define PMC_IRQS { LVD_LVW_IRQn }
/*!
* @}
*/ /* end of group PMC_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- PORT Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup PORT_Peripheral_Access_Layer PORT Peripheral Access Layer
* @{
*/
/** PORT - Register Layout Typedef */
typedef struct {
__IO uint32_t PCR[32]; /**< Pin Control Register n, array offset: 0x0, array step: 0x4 */
__O uint32_t GPCLR; /**< Global Pin Control Low Register, offset: 0x80 */
__O uint32_t GPCHR; /**< Global Pin Control High Register, offset: 0x84 */
uint8_t RESERVED_0[24];
__IO uint32_t ISFR; /**< Interrupt Status Flag Register, offset: 0xA0 */
uint8_t RESERVED_1[28];
__IO uint32_t DFER; /**< Digital Filter Enable Register, offset: 0xC0 */
__IO uint32_t DFCR; /**< Digital Filter Clock Register, offset: 0xC4 */
__IO uint32_t DFWR; /**< Digital Filter Width Register, offset: 0xC8 */
} PORT_TypeDef;
/* ----------------------------------------------------------------------------
-- PORT Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup PORT_Register_Masks PORT Register Masks
* @{
*/
/*! @name PCR - Pin Control Register n */
#define PORTx_PCRn_PS_MASK (0x1U)
#define PORTx_PCRn_PS_SHIFT (0U)
#define PORTx_PCRn_PS_SET(x) (((uint32_t)(((uint32_t)(x)) << PORTx_PCRn_PS_SHIFT)) & PORTx_PCRn_PS_MASK)
#define PORTx_PCRn_PS PORTx_PCRn_PS_SET(1)
#define PORTx_PCRn_PE_MASK (0x2U)
#define PORTx_PCRn_PE_SHIFT (1U)
#define PORTx_PCRn_PE_SET(x) (((uint32_t)(((uint32_t)(x)) << PORTx_PCRn_PE_SHIFT)) & PORTx_PCRn_PE_MASK)
#define PORTx_PCRn_PE PORTx_PCRn_PE_SET(1)
#define PORTx_PCRn_SRE_MASK (0x4U)
#define PORTx_PCRn_SRE_SHIFT (2U)
#define PORTx_PCRn_SRE_SET(x) (((uint32_t)(((uint32_t)(x)) << PORTx_PCRn_SRE_SHIFT)) & PORTx_PCRn_SRE_MASK)
#define PORTx_PCRn_SRE PORTx_PCRn_SRE_MASK
#define PORTx_PCRn_PFE_MASK (0x10U)
#define PORTx_PCRn_PFE_SHIFT (4U)
#define PORTx_PCRn_PFE_SET(x) (((uint32_t)(((uint32_t)(x)) << PORTx_PCRn_PFE_SHIFT)) & PORTx_PCRn_PFE_MASK)
#define PORTx_PCRn_PFE PORTx_PCRn_PFE_MASK
#define PORTx_PCRn_ODE_MASK (0x20U)
#define PORTx_PCRn_ODE_SHIFT (5U)
#define PORTx_PCRn_ODE_SET(x) (((uint32_t)(((uint32_t)(x)) << PORTx_PCRn_ODE_SHIFT)) & PORTx_PCRn_ODE_MASK)
#define PORTx_PCRn_ODE PORTx_PCRn_ODE_SET(1)
#define PORTx_PCRn_DSE_MASK (0x40U)
#define PORTx_PCRn_DSE_SHIFT (6U)
#define PORTx_PCRn_DSE_SET(x) (((uint32_t)(((uint32_t)(x)) << PORTx_PCRn_DSE_SHIFT)) & PORTx_PCRn_DSE_MASK)
#define PORTx_PCRn_DSE PORTx_PCRn_DSE_MASK
#define PORTx_PCRn_MUX_MASK (0x700U)
#define PORTx_PCRn_MUX_SHIFT (8U)
#define PORTx_PCRn_MUX(x) (((uint32_t)(((uint32_t)(x)) << PORTx_PCRn_MUX_SHIFT)) & PORTx_PCRn_MUX_MASK)
#define PORTx_PCRn_LK_MASK (0x8000U)
#define PORTx_PCRn_LK_SHIFT (15U)
#define PORTx_PCRn_LK_SET(x) (((uint32_t)(((uint32_t)(x)) << PORTx_PCRn_LK_SHIFT)) & PORTx_PCRn_LK_MASK)
#define PORTx_PCRn_LK PORTx_PCRn_LK_MASK
#define PORTx_PCRn_IRQC_MASK (0xF0000U)
#define PORTx_PCRn_IRQC_SHIFT (16U)
#define PORTx_PCRn_IRQC(x) (((uint32_t)(((uint32_t)(x)) << PORTx_PCRn_IRQC_SHIFT)) & PORTx_PCRn_IRQC_MASK)
#define PORTx_PCRn_ISF_MASK (0x1000000U)
#define PORTx_PCRn_ISF_SHIFT (24U)
#define PORTx_PCRn_ISF_SET(x) (((uint32_t)(((uint32_t)(x)) << PORTx_PCRn_ISF_SHIFT)) & PORTx_PCRn_ISF_MASK)
#define PORTx_PCRn_ISF PORTx_PCRn_ISF_MASK
/* The count of PORT_PCR */
#define PORTx_PCRn_COUNT (32U)
/*! @name GPCLR - Global Pin Control Low Register */
#define PORT_GPCLR_GPWD_MASK (0xFFFFU)
#define PORT_GPCLR_GPWD_SHIFT (0U)
#define PORT_GPCLR_GPWD_SET(x) (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWD_SHIFT)) & PORT_GPCLR_GPWD_MASK)
#define PORT_GPCLR_GPWD PORT_GPCLR_GPWD_MASK
#define PORT_GPCLR_GPWE_MASK (0xFFFF0000U)
#define PORT_GPCLR_GPWE_SHIFT (16U)
#define PORT_GPCLR_GPWE_SET(x) (((uint32_t)(((uint32_t)(x)) << PORT_GPCLR_GPWE_SHIFT)) & PORT_GPCLR_GPWE_MASK)
#define PORT_GPCLR_GPWE PORT_GPCLR_GPWE_MASK
/*! @name GPCHR - Global Pin Control High Register */
#define PORT_GPCHR_GPWD_MASK (0xFFFFU)
#define PORT_GPCHR_GPWD_SHIFT (0U)
#define PORT_GPCHR_GPWD_SET(x) (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWD_SHIFT)) & PORT_GPCHR_GPWD_MASK)
#define PORT_GPCHR_GPWD PORT_GPCHR_GPWD_MASK
#define PORT_GPCHR_GPWE_MASK (0xFFFF0000U)
#define PORT_GPCHR_GPWE_SHIFT (16U)
#define PORT_GPCHR_GPWE_SET(x) (((uint32_t)(((uint32_t)(x)) << PORT_GPCHR_GPWE_SHIFT)) & PORT_GPCHR_GPWE_MASK)
#define PORT_GPCHR_GPWE PORT_GPCHR_GPWE_MASK
/*! @name ISFR - Interrupt Status Flag Register */
#define PORT_ISFR_ISF_MASK (0xFFFFFFFFU)
#define PORT_ISFR_ISF_SHIFT (0U)
#define PORT_ISFR_ISF_SET(x) (((uint32_t)(((uint32_t)(x)) << PORT_ISFR_ISF_SHIFT)) & PORT_ISFR_ISF_MASK)
#define PORT_ISFR_ISF PORT_ISFR_ISF_MASK
/*! @name DFER - Digital Filter Enable Register */
#define PORT_DFER_DFE_MASK (0xFFFFFFFFU)
#define PORT_DFER_DFE_SHIFT (0U)
#define PORT_DFER_DFE_SET(x) (((uint32_t)(((uint32_t)(x)) << PORT_DFER_DFE_SHIFT)) & PORT_DFER_DFE_MASK)
#define PORT_DFER_DFE PORT_DFER_DFE_MASK
/*! @name DFCR - Digital Filter Clock Register */
#define PORT_DFCR_CS_MASK (0x1U)
#define PORT_DFCR_CS_SHIFT (0U)
#define PORT_DFCR_CS_SET(x) (((uint32_t)(((uint32_t)(x)) << PORT_DFCR_CS_SHIFT)) & PORT_DFCR_CS_MASK)
#define PORT_DFCR_CS PORT_DFCR_CS_MASK
/*! @name DFWR - Digital Filter Width Register */
#define PORT_DFWR_FILT_MASK (0x1FU)
#define PORT_DFWR_FILT_SHIFT (0U)
#define PORT_DFWR_FILT_SET(x) (((uint32_t)(((uint32_t)(x)) << PORT_DFWR_FILT_SHIFT)) & PORT_DFWR_FILT_MASK)
#define PORT_DFWR_FILT PORT_DFWR_FILT_MASK
/*!
* @}
*/ /* end of group PORT_Register_Masks */
/* PORT - Peripheral instance base addresses */
/** Peripheral PORTA base address */
#define PORTA_BASE (0x40049000u)
/** Peripheral PORTA base pointer */
#define PORTA ((PORT_TypeDef *)PORTA_BASE)
/** Peripheral PORTB base address */
#define PORTB_BASE (0x4004A000u)
/** Peripheral PORTB base pointer */
#define PORTB ((PORT_TypeDef *)PORTB_BASE)
/** Peripheral PORTC base address */
#define PORTC_BASE (0x4004B000u)
/** Peripheral PORTC base pointer */
#define PORTC ((PORT_TypeDef *)PORTC_BASE)
/** Peripheral PORTD base address */
#define PORTD_BASE (0x4004C000u)
/** Peripheral PORTD base pointer */
#define PORTD ((PORT_TypeDef *)PORTD_BASE)
/** Peripheral PORTE base address */
#define PORTE_BASE (0x4004D000u)
/** Peripheral PORTE base pointer */
#define PORTE ((PORT_TypeDef *)PORTE_BASE)
/** Array initializer of PORT peripheral base addresses */
#define PORT_BASE_ADDRS { PORTA_BASE, PORTB_BASE, PORTC_BASE, PORTD_BASE, PORTE_BASE }
/** Array initializer of PORT peripheral base pointers */
#define PORT_BASE_PTRS { PORTA, PORTB, PORTC, PORTD, PORTE }
/** Interrupt vectors for the PORT peripheral type */
#define PORT_IRQS { PORTA_IRQn, PORTB_IRQn, PORTC_IRQn, PORTD_IRQn, PORTE_IRQn }
/*!
* @}
*/ /* end of group PORT_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- RCM Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup RCM_Peripheral_Access_Layer RCM Peripheral Access Layer
* @{
*/
/** RCM - Register Layout Typedef */
typedef struct {
__I uint8_t SRS0; /**< System Reset Status Register 0, offset: 0x0 */
__I uint8_t SRS1; /**< System Reset Status Register 1, offset: 0x1 */
uint8_t RESERVED_0[2];
__IO uint8_t RPFC; /**< Reset Pin Filter Control register, offset: 0x4 */
__IO uint8_t RPFW; /**< Reset Pin Filter Width register, offset: 0x5 */
uint8_t RESERVED_1[1];
__I uint8_t MR; /**< Mode Register, offset: 0x7 */
__IO uint8_t SSRS0; /**< Sticky System Reset Status Register 0, offset: 0x8 */
__IO uint8_t SSRS1; /**< Sticky System Reset Status Register 1, offset: 0x9 */
} RCM_TypeDef;
/* ----------------------------------------------------------------------------
-- RCM Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup RCM_Register_Masks RCM Register Masks
* @{
*/
/*! @name SRS0 - System Reset Status Register 0 */
#define RCM_SRS0_WAKEUP_MASK (0x1U)
#define RCM_SRS0_WAKEUP_SHIFT (0U)
#define RCM_SRS0_WAKEUP_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS0_WAKEUP_SHIFT)) & RCM_SRS0_WAKEUP_MASK)
#define RCM_SRS0_WAKEUP RCM_SRS0_WAKEUP_MASK
#define RCM_SRS0_LVD_MASK (0x2U)
#define RCM_SRS0_LVD_SHIFT (1U)
#define RCM_SRS0_LVD_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS0_LVD_SHIFT)) & RCM_SRS0_LVD_MASK)
#define RCM_SRS0_LVD RCM_SRS0_LVD_MASK
#define RCM_SRS0_LOC_MASK (0x4U)
#define RCM_SRS0_LOC_SHIFT (2U)
#define RCM_SRS0_LOC_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS0_LOC_SHIFT)) & RCM_SRS0_LOC_MASK)
#define RCM_SRS0_LOC RCM_SRS0_LOC_MASK
#define RCM_SRS0_LOL_MASK (0x8U)
#define RCM_SRS0_LOL_SHIFT (3U)
#define RCM_SRS0_LOL_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS0_LOL_SHIFT)) & RCM_SRS0_LOL_MASK)
#define RCM_SRS0_LOL RCM_SRS0_LOL_MASK
#define RCM_SRS0_WDOG_MASK (0x20U)
#define RCM_SRS0_WDOG_SHIFT (5U)
#define RCM_SRS0_WDOG_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS0_WDOG_SHIFT)) & RCM_SRS0_WDOG_MASK)
#define RCM_SRS0_WDOG RCM_SRS0_WDOG_MASK
#define RCM_SRS0_PIN_MASK (0x40U)
#define RCM_SRS0_PIN_SHIFT (6U)
#define RCM_SRS0_PIN_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS0_PIN_SHIFT)) & RCM_SRS0_PIN_MASK)
#define RCM_SRS0_PIN RCM_SRS0_PIN_MASK
#define RCM_SRS0_POR_MASK (0x80U)
#define RCM_SRS0_POR_SHIFT (7U)
#define RCM_SRS0_POR_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS0_POR_SHIFT)) & RCM_SRS0_POR_MASK)
#define RCM_SRS0_POR RCM_SRS0_POR_MASK
/*! @name SRS1 - System Reset Status Register 1 */
#define RCM_SRS1_JTAG_MASK (0x1U)
#define RCM_SRS1_JTAG_SHIFT (0U)
#define RCM_SRS1_JTAG_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS1_JTAG_SHIFT)) & RCM_SRS1_JTAG_MASK)
#define RCM_SRS1_JTAG RCM_SRS1_JTAG_MASK
#define RCM_SRS1_LOCKUP_MASK (0x2U)
#define RCM_SRS1_LOCKUP_SHIFT (1U)
#define RCM_SRS1_LOCKUP_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS1_LOCKUP_SHIFT)) & RCM_SRS1_LOCKUP_MASK)
#define RCM_SRS1_LOCKUP RCM_SRS1_LOCKUP_MASK
#define RCM_SRS1_SW_MASK (0x4U)
#define RCM_SRS1_SW_SHIFT (2U)
#define RCM_SRS1_SW_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS1_SW_SHIFT)) & RCM_SRS1_SW_MASK)
#define RCM_SRS1_SW RCM_SRS1_SW_MASK
#define RCM_SRS1_MDM_AP_MASK (0x8U)
#define RCM_SRS1_MDM_AP_SHIFT (3U)
#define RCM_SRS1_MDM_AP_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS1_MDM_AP_SHIFT)) & RCM_SRS1_MDM_AP_MASK)
#define RCM_SRS1_MDM_AP RCM_SRS1_MDM_AP_MASK
#define RCM_SRS1_EZPT_MASK (0x10U)
#define RCM_SRS1_EZPT_SHIFT (4U)
#define RCM_SRS1_EZPT_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS1_EZPT_SHIFT)) & RCM_SRS1_EZPT_MASK)
#define RCM_SRS1_EZPT RCM_SRS1_EZPT_MASK
#define RCM_SRS1_SACKERR_MASK (0x20U)
#define RCM_SRS1_SACKERR_SHIFT (5U)
#define RCM_SRS1_SACKERR_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SRS1_SACKERR_SHIFT)) & RCM_SRS1_SACKERR_MASK)
#define RCM_SRS1_SACKERR RCM_SRS1_SACKERR_MASK
/*! @name RPFC - Reset Pin Filter Control register */
#define RCM_RPFC_RSTFLTSRW_MASK (0x3U)
#define RCM_RPFC_RSTFLTSRW_SHIFT (0U)
#define RCM_RPFC_RSTFLTSRW_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_RPFC_RSTFLTSRW_SHIFT)) & RCM_RPFC_RSTFLTSRW_MASK)
#define RCM_RPFC_RSTFLTSRW RCM_RPFC_RSTFLTSRW_MASK
#define RCM_RPFC_RSTFLTSS_MASK (0x4U)
#define RCM_RPFC_RSTFLTSS_SHIFT (2U)
#define RCM_RPFC_RSTFLTSS_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_RPFC_RSTFLTSS_SHIFT)) & RCM_RPFC_RSTFLTSS_MASK)
#define RCM_RPFC_RSTFLTSS RCM_RPFC_RSTFLTSS_MASK
/*! @name RPFW - Reset Pin Filter Width register */
#define RCM_RPFW_RSTFLTSEL_MASK (0x1FU)
#define RCM_RPFW_RSTFLTSEL_SHIFT (0U)
#define RCM_RPFW_RSTFLTSEL_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_RPFW_RSTFLTSEL_SHIFT)) & RCM_RPFW_RSTFLTSEL_MASK)
#define RCM_RPFW_RSTFLTSEL RCM_RPFW_RSTFLTSEL_MASK
/*! @name MR - Mode Register */
#define RCM_MR_EZP_MS_MASK (0x2U)
#define RCM_MR_EZP_MS_SHIFT (1U)
#define RCM_MR_EZP_MS_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_MR_EZP_MS_SHIFT)) & RCM_MR_EZP_MS_MASK)
#define RCM_MR_EZP_MS RCM_MR_EZP_MS_MASK
/*! @name SSRS0 - Sticky System Reset Status Register 0 */
#define RCM_SSRS0_SWAKEUP_MASK (0x1U)
#define RCM_SSRS0_SWAKEUP_SHIFT (0U)
#define RCM_SSRS0_SWAKEUP_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS0_SWAKEUP_SHIFT)) & RCM_SSRS0_SWAKEUP_MASK)
#define RCM_SSRS0_SWAKEUP RCM_SSRS0_SWAKEUP_MASK
#define RCM_SSRS0_SLVD_MASK (0x2U)
#define RCM_SSRS0_SLVD_SHIFT (1U)
#define RCM_SSRS0_SLVD_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS0_SLVD_SHIFT)) & RCM_SSRS0_SLVD_MASK)
#define RCM_SSRS0_SLVD RCM_SSRS0_SLVD_MASK
#define RCM_SSRS0_SLOC_MASK (0x4U)
#define RCM_SSRS0_SLOC_SHIFT (2U)
#define RCM_SSRS0_SLOC_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS0_SLOC_SHIFT)) & RCM_SSRS0_SLOC_MASK)
#define RCM_SSRS0_SLOC RCM_SSRS0_SLOC_MASK
#define RCM_SSRS0_SLOL_MASK (0x8U)
#define RCM_SSRS0_SLOL_SHIFT (3U)
#define RCM_SSRS0_SLOL_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS0_SLOL_SHIFT)) & RCM_SSRS0_SLOL_MASK)
#define RCM_SSRS0_SLOL RCM_SSRS0_SLOL_MASK
#define RCM_SSRS0_SWDOG_MASK (0x20U)
#define RCM_SSRS0_SWDOG_SHIFT (5U)
#define RCM_SSRS0_SWDOG_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS0_SWDOG_SHIFT)) & RCM_SSRS0_SWDOG_MASK)
#define RCM_SSRS0_SWDOG RCM_SSRS0_SWDOG_MASK
#define RCM_SSRS0_SPIN_MASK (0x40U)
#define RCM_SSRS0_SPIN_SHIFT (6U)
#define RCM_SSRS0_SPIN_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS0_SPIN_SHIFT)) & RCM_SSRS0_SPIN_MASK)
#define RCM_SSRS0_SPIN RCM_SSRS0_SPIN_MASK
#define RCM_SSRS0_SPOR_MASK (0x80U)
#define RCM_SSRS0_SPOR_SHIFT (7U)
#define RCM_SSRS0_SPOR_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS0_SPOR_SHIFT)) & RCM_SSRS0_SPOR_MASK)
#define RCM_SSRS0_SPOR RCM_SSRS0_SPOR_MASK
/*! @name SSRS1 - Sticky System Reset Status Register 1 */
#define RCM_SSRS1_SJTAG_MASK (0x1U)
#define RCM_SSRS1_SJTAG_SHIFT (0U)
#define RCM_SSRS1_SJTAG_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS1_SJTAG_SHIFT)) & RCM_SSRS1_SJTAG_MASK)
#define RCM_SSRS1_SJTAG RCM_SSRS1_SJTAG_MASK
#define RCM_SSRS1_SLOCKUP_MASK (0x2U)
#define RCM_SSRS1_SLOCKUP_SHIFT (1U)
#define RCM_SSRS1_SLOCKUP_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS1_SLOCKUP_SHIFT)) & RCM_SSRS1_SLOCKUP_MASK)
#define RCM_SSRS1_SLOCKUP RCM_SSRS1_SLOCKUP_MASK
#define RCM_SSRS1_SSW_MASK (0x4U)
#define RCM_SSRS1_SSW_SHIFT (2U)
#define RCM_SSRS1_SSW_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS1_SSW_SHIFT)) & RCM_SSRS1_SSW_MASK)
#define RCM_SSRS1_SSW RCM_SSRS1_SSW_MASK
#define RCM_SSRS1_SMDM_AP_MASK (0x8U)
#define RCM_SSRS1_SMDM_AP_SHIFT (3U)
#define RCM_SSRS1_SMDM_AP_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS1_SMDM_AP_SHIFT)) & RCM_SSRS1_SMDM_AP_MASK)
#define RCM_SSRS1_SMDM_AP RCM_SSRS1_SMDM_AP_MASK
#define RCM_SSRS1_SEZPT_MASK (0x10U)
#define RCM_SSRS1_SEZPT_SHIFT (4U)
#define RCM_SSRS1_SEZPT_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS1_SEZPT_SHIFT)) & RCM_SSRS1_SEZPT_MASK)
#define RCM_SSRS1_SEZPT RCM_SSRS1_SEZPT_MASK
#define RCM_SSRS1_SSACKERR_MASK (0x20U)
#define RCM_SSRS1_SSACKERR_SHIFT (5U)
#define RCM_SSRS1_SSACKERR_SET(x) (((uint8_t)(((uint8_t)(x)) << RCM_SSRS1_SSACKERR_SHIFT)) & RCM_SSRS1_SSACKERR_MASK)
#define RCM_SSRS1_SSACKERR RCM_SSRS1_SSACKERR_MASK
/*!
* @}
*/ /* end of group RCM_Register_Masks */
/* RCM - Peripheral instance base addresses */
/** Peripheral RCM base address */
#define RCM_BASE (0x4007F000u)
/** Peripheral RCM base pointer */
#define RCM ((RCM_TypeDef *)RCM_BASE)
/** Array initializer of RCM peripheral base addresses */
#define RCM_BASE_ADDRS { RCM_BASE }
/** Array initializer of RCM peripheral base pointers */
#define RCM_BASE_PTRS { RCM }
/*!
* @}
*/ /* end of group RCM_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- RFSYS Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup RFSYS_Peripheral_Access_Layer RFSYS Peripheral Access Layer
* @{
*/
/** RFSYS - Register Layout Typedef */
typedef struct {
__IO uint32_t REG[8]; /**< Register file register, array offset: 0x0, array step: 0x4 */
} RFSYS_TypeDef;
/* ----------------------------------------------------------------------------
-- RFSYS Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup RFSYS_Register_Masks RFSYS Register Masks
* @{
*/
/*! @name REG - Register file register */
#define RFSYS_REG_LL_MASK (0xFFU)
#define RFSYS_REG_LL_SHIFT (0U)
#define RFSYS_REG_LL_SET(x) (((uint32_t)(((uint32_t)(x)) << RFSYS_REG_LL_SHIFT)) & RFSYS_REG_LL_MASK)
#define RFSYS_REG_LL RFSYS_REG_LL_MASK
#define RFSYS_REG_LH_MASK (0xFF00U)
#define RFSYS_REG_LH_SHIFT (8U)
#define RFSYS_REG_LH_SET(x) (((uint32_t)(((uint32_t)(x)) << RFSYS_REG_LH_SHIFT)) & RFSYS_REG_LH_MASK)
#define RFSYS_REG_LH RFSYS_REG_LH_MASK
#define RFSYS_REG_HL_MASK (0xFF0000U)
#define RFSYS_REG_HL_SHIFT (16U)
#define RFSYS_REG_HL_SET(x) (((uint32_t)(((uint32_t)(x)) << RFSYS_REG_HL_SHIFT)) & RFSYS_REG_HL_MASK)
#define RFSYS_REG_HL RFSYS_REG_HL_MASK
#define RFSYS_REG_HH_MASK (0xFF000000U)
#define RFSYS_REG_HH_SHIFT (24U)
#define RFSYS_REG_HH_SET(x) (((uint32_t)(((uint32_t)(x)) << RFSYS_REG_HH_SHIFT)) & RFSYS_REG_HH_MASK)
#define RFSYS_REG_HH RFSYS_REG_HH_MASK
/* The count of RFSYS_REG */
#define RFSYS_REG_COUNT (8U)
/*!
* @}
*/ /* end of group RFSYS_Register_Masks */
/* RFSYS - Peripheral instance base addresses */
/** Peripheral RFSYS base address */
#define RFSYS_BASE (0x40041000u)
/** Peripheral RFSYS base pointer */
#define RFSYS ((RFSYS_TypeDef *)RFSYS_BASE)
/** Array initializer of RFSYS peripheral base addresses */
#define RFSYS_BASE_ADDRS { RFSYS_BASE }
/** Array initializer of RFSYS peripheral base pointers */
#define RFSYS_BASE_PTRS { RFSYS }
/*!
* @}
*/ /* end of group RFSYS_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- RFVBAT Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup RFVBAT_Peripheral_Access_Layer RFVBAT Peripheral Access Layer
* @{
*/
/** RFVBAT - Register Layout Typedef */
typedef struct {
__IO uint32_t REG[8]; /**< VBAT register file register, array offset: 0x0, array step: 0x4 */
} RFVBAT_TypeDef;
/* ----------------------------------------------------------------------------
-- RFVBAT Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup RFVBAT_Register_Masks RFVBAT Register Masks
* @{
*/
/*! @name REG - VBAT register file register */
#define RFVBAT_REG_LL_MASK (0xFFU)
#define RFVBAT_REG_LL_SHIFT (0U)
#define RFVBAT_REG_LL_SET(x) (((uint32_t)(((uint32_t)(x)) << RFVBAT_REG_LL_SHIFT)) & RFVBAT_REG_LL_MASK)
#define RFVBAT_REG_LL RFVBAT_REG_LL_MASK
#define RFVBAT_REG_LH_MASK (0xFF00U)
#define RFVBAT_REG_LH_SHIFT (8U)
#define RFVBAT_REG_LH_SET(x) (((uint32_t)(((uint32_t)(x)) << RFVBAT_REG_LH_SHIFT)) & RFVBAT_REG_LH_MASK)
#define RFVBAT_REG_LH RFVBAT_REG_LH_MASK
#define RFVBAT_REG_HL_MASK (0xFF0000U)
#define RFVBAT_REG_HL_SHIFT (16U)
#define RFVBAT_REG_HL_SET(x) (((uint32_t)(((uint32_t)(x)) << RFVBAT_REG_HL_SHIFT)) & RFVBAT_REG_HL_MASK)
#define RFVBAT_REG_HL RFVBAT_REG_HL_MASK
#define RFVBAT_REG_HH_MASK (0xFF000000U)
#define RFVBAT_REG_HH_SHIFT (24U)
#define RFVBAT_REG_HH_SET(x) (((uint32_t)(((uint32_t)(x)) << RFVBAT_REG_HH_SHIFT)) & RFVBAT_REG_HH_MASK)
#define RFVBAT_REG_HH RFVBAT_REG_HH_MASK
/* The count of RFVBAT_REG */
#define RFVBAT_REG_COUNT (8U)
/*!
* @}
*/ /* end of group RFVBAT_Register_Masks */
/* RFVBAT - Peripheral instance base addresses */
/** Peripheral RFVBAT base address */
#define RFVBAT_BASE (0x4003E000u)
/** Peripheral RFVBAT base pointer */
#define RFVBAT ((RFVBAT_TypeDef *)RFVBAT_BASE)
/** Array initializer of RFVBAT peripheral base addresses */
#define RFVBAT_BASE_ADDRS { RFVBAT_BASE }
/** Array initializer of RFVBAT peripheral base pointers */
#define RFVBAT_BASE_PTRS { RFVBAT }
/*!
* @}
*/ /* end of group RFVBAT_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- RNG Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup RNG_Peripheral_Access_Layer RNG Peripheral Access Layer
* @{
*/
/** RNG - Register Layout Typedef */
typedef struct {
__IO uint32_t CR; /**< RNGA Control Register, offset: 0x0 */
__I uint32_t SR; /**< RNGA Status Register, offset: 0x4 */
__O uint32_t ER; /**< RNGA Entropy Register, offset: 0x8 */
__I uint32_t OR; /**< RNGA Output Register, offset: 0xC */
} RNG_TypeDef;
/* ----------------------------------------------------------------------------
-- RNG Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup RNG_Register_Masks RNG Register Masks
* @{
*/
/*! @name CR - RNGA Control Register */
#define RNG_CR_GO_MASK (0x1U)
#define RNG_CR_GO_SHIFT (0U)
#define RNG_CR_GO_SET(x) (((uint32_t)(((uint32_t)(x)) << RNG_CR_GO_SHIFT)) & RNG_CR_GO_MASK)
#define RNG_CR_GO RNG_CR_GO_MASK
#define RNG_CR_HA_MASK (0x2U)
#define RNG_CR_HA_SHIFT (1U)
#define RNG_CR_HA_SET(x) (((uint32_t)(((uint32_t)(x)) << RNG_CR_HA_SHIFT)) & RNG_CR_HA_MASK)
#define RNG_CR_HA RNG_CR_HA_MASK
#define RNG_CR_INTM_MASK (0x4U)
#define RNG_CR_INTM_SHIFT (2U)
#define RNG_CR_INTM_SET(x) (((uint32_t)(((uint32_t)(x)) << RNG_CR_INTM_SHIFT)) & RNG_CR_INTM_MASK)
#define RNG_CR_INTM RNG_CR_INTM_MASK
#define RNG_CR_CLRI_MASK (0x8U)
#define RNG_CR_CLRI_SHIFT (3U)
#define RNG_CR_CLRI_SET(x) (((uint32_t)(((uint32_t)(x)) << RNG_CR_CLRI_SHIFT)) & RNG_CR_CLRI_MASK)
#define RNG_CR_CLRI RNG_CR_CLRI_MASK
#define RNG_CR_SLP_MASK (0x10U)
#define RNG_CR_SLP_SHIFT (4U)
#define RNG_CR_SLP_SET(x) (((uint32_t)(((uint32_t)(x)) << RNG_CR_SLP_SHIFT)) & RNG_CR_SLP_MASK)
#define RNG_CR_SLP RNG_CR_SLP_MASK
/*! @name SR - RNGA Status Register */
#define RNG_SR_SECV_MASK (0x1U)
#define RNG_SR_SECV_SHIFT (0U)
#define RNG_SR_SECV_SET(x) (((uint32_t)(((uint32_t)(x)) << RNG_SR_SECV_SHIFT)) & RNG_SR_SECV_MASK)
#define RNG_SR_SECV RNG_SR_SECV_MASK
#define RNG_SR_LRS_MASK (0x2U)
#define RNG_SR_LRS_SHIFT (1U)
#define RNG_SR_LRS_SET(x) (((uint32_t)(((uint32_t)(x)) << RNG_SR_LRS_SHIFT)) & RNG_SR_LRS_MASK)
#define RNG_SR_LRS RNG_SR_LRS_MASK
#define RNG_SR_ORU_MASK (0x4U)
#define RNG_SR_ORU_SHIFT (2U)
#define RNG_SR_ORU_SET(x) (((uint32_t)(((uint32_t)(x)) << RNG_SR_ORU_SHIFT)) & RNG_SR_ORU_MASK)
#define RNG_SR_ORU RNG_SR_ORU_MASK
#define RNG_SR_ERRI_MASK (0x8U)
#define RNG_SR_ERRI_SHIFT (3U)
#define RNG_SR_ERRI_SET(x) (((uint32_t)(((uint32_t)(x)) << RNG_SR_ERRI_SHIFT)) & RNG_SR_ERRI_MASK)
#define RNG_SR_ERRI RNG_SR_ERRI_MASK
#define RNG_SR_SLP_MASK (0x10U)
#define RNG_SR_SLP_SHIFT (4U)
#define RNG_SR_SLP_SET(x) (((uint32_t)(((uint32_t)(x)) << RNG_SR_SLP_SHIFT)) & RNG_SR_SLP_MASK)
#define RNG_SR_SLP RNG_SR_SLP_MASK
#define RNG_SR_OREG_LVL_MASK (0xFF00U)
#define RNG_SR_OREG_LVL_SHIFT (8U)
#define RNG_SR_OREG_LVL_SET(x) (((uint32_t)(((uint32_t)(x)) << RNG_SR_OREG_LVL_SHIFT)) & RNG_SR_OREG_LVL_MASK)
#define RNG_SR_OREG_LVL RNG_SR_OREG_LVL_MASK
#define RNG_SR_OREG_SIZE_MASK (0xFF0000U)
#define RNG_SR_OREG_SIZE_SHIFT (16U)
#define RNG_SR_OREG_SIZE_SET(x) (((uint32_t)(((uint32_t)(x)) << RNG_SR_OREG_SIZE_SHIFT)) & RNG_SR_OREG_SIZE_MASK)
#define RNG_SR_OREG_SIZE RNG_SR_OREG_SIZE_MASK
/*! @name ER - RNGA Entropy Register */
#define RNG_ER_EXT_ENT_MASK (0xFFFFFFFFU)
#define RNG_ER_EXT_ENT_SHIFT (0U)
#define RNG_ER_EXT_ENT_SET(x) (((uint32_t)(((uint32_t)(x)) << RNG_ER_EXT_ENT_SHIFT)) & RNG_ER_EXT_ENT_MASK)
#define RNG_ER_EXT_ENT RNG_ER_EXT_ENT_MASK
/*! @name OR - RNGA Output Register */
#define RNG_OR_RANDOUT_MASK (0xFFFFFFFFU)
#define RNG_OR_RANDOUT_SHIFT (0U)
#define RNG_OR_RANDOUT_SET(x) (((uint32_t)(((uint32_t)(x)) << RNG_OR_RANDOUT_SHIFT)) & RNG_OR_RANDOUT_MASK)
#define RNG_OR_RANDOUT RNG_OR_RANDOUT_MASK
/*!
* @}
*/ /* end of group RNG_Register_Masks */
/* RNG - Peripheral instance base addresses */
/** Peripheral RNG base address */
#define RNG_BASE (0x400A0000u)
/** Peripheral RNG base pointer */
#define RNG ((RNG_TypeDef *)RNG_BASE)
/** Array initializer of RNG peripheral base addresses */
#define RNG_BASE_ADDRS { RNG_BASE }
/** Array initializer of RNG peripheral base pointers */
#define RNG_BASE_PTRS { RNG }
/** Interrupt vectors for the RNG peripheral type */
#define RNG_IRQS { RNG_IRQn }
/*!
* @}
*/ /* end of group RNG_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- RTC Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup RTC_Peripheral_Access_Layer RTC Peripheral Access Layer
* @{
*/
/** RTC - Register Layout Typedef */
typedef struct {
__IO uint32_t TSR; /**< RTC Time Seconds Register, offset: 0x0 */
__IO uint32_t TPR; /**< RTC Time Prescaler Register, offset: 0x4 */
__IO uint32_t TAR; /**< RTC Time Alarm Register, offset: 0x8 */
__IO uint32_t TCR; /**< RTC Time Compensation Register, offset: 0xC */
__IO uint32_t CR; /**< RTC Control Register, offset: 0x10 */
__IO uint32_t SR; /**< RTC Status Register, offset: 0x14 */
__IO uint32_t LR; /**< RTC Lock Register, offset: 0x18 */
__IO uint32_t IER; /**< RTC Interrupt Enable Register, offset: 0x1C */
__I uint32_t TTSR; /**< RTC Tamper Time Seconds Register, offset: 0x20 */
__IO uint32_t MER; /**< RTC Monotonic Enable Register, offset: 0x24 */
__IO uint32_t MCLR; /**< RTC Monotonic Counter Low Register, offset: 0x28 */
__IO uint32_t MCHR; /**< RTC Monotonic Counter High Register, offset: 0x2C */
uint8_t RESERVED_0[2000];
__IO uint32_t WAR; /**< RTC Write Access Register, offset: 0x800 */
__IO uint32_t RAR; /**< RTC Read Access Register, offset: 0x804 */
} RTC_TypeDef;
/* ----------------------------------------------------------------------------
-- RTC Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup RTC_Register_Masks RTC Register Masks
* @{
*/
/*! @name TSR - RTC Time Seconds Register */
#define RTC_TSR_TSR_MASK (0xFFFFFFFFU)
#define RTC_TSR_TSR_SHIFT (0U)
#define RTC_TSR_TSR_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_TSR_TSR_SHIFT)) & RTC_TSR_TSR_MASK)
#define RTC_TSR_TSR RTC_TSR_TSR_MASK
/*! @name TPR - RTC Time Prescaler Register */
#define RTC_TPR_TPR_MASK (0xFFFFU)
#define RTC_TPR_TPR_SHIFT (0U)
#define RTC_TPR_TPR_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_TPR_TPR_SHIFT)) & RTC_TPR_TPR_MASK)
#define RTC_TPR_TPR RTC_TPR_TPR_MASK
/*! @name TAR - RTC Time Alarm Register */
#define RTC_TAR_TAR_MASK (0xFFFFFFFFU)
#define RTC_TAR_TAR_SHIFT (0U)
#define RTC_TAR_TAR_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_TAR_TAR_SHIFT)) & RTC_TAR_TAR_MASK)
#define RTC_TAR_TAR RTC_TAR_TAR_MASK
/*! @name TCR - RTC Time Compensation Register */
#define RTC_TCR_TCR_MASK (0xFFU)
#define RTC_TCR_TCR_SHIFT (0U)
#define RTC_TCR_TCR_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_TCR_TCR_SHIFT)) & RTC_TCR_TCR_MASK)
#define RTC_TCR_TCR RTC_TCR_TCR_MASK
#define RTC_TCR_CIR_MASK (0xFF00U)
#define RTC_TCR_CIR_SHIFT (8U)
#define RTC_TCR_CIR_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_TCR_CIR_SHIFT)) & RTC_TCR_CIR_MASK)
#define RTC_TCR_CIR RTC_TCR_CIR_MASK
#define RTC_TCR_TCV_MASK (0xFF0000U)
#define RTC_TCR_TCV_SHIFT (16U)
#define RTC_TCR_TCV_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_TCR_TCV_SHIFT)) & RTC_TCR_TCV_MASK)
#define RTC_TCR_TCV RTC_TCR_TCV_MASK
#define RTC_TCR_CIC_MASK (0xFF000000U)
#define RTC_TCR_CIC_SHIFT (24U)
#define RTC_TCR_CIC_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_TCR_CIC_SHIFT)) & RTC_TCR_CIC_MASK)
#define RTC_TCR_CIC RTC_TCR_CIC_MASK
/*! @name CR - RTC Control Register */
#define RTC_CR_SWR_MASK (0x1U)
#define RTC_CR_SWR_SHIFT (0U)
#define RTC_CR_SWR_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_SWR_SHIFT)) & RTC_CR_SWR_MASK)
#define RTC_CR_SWR RTC_CR_SWR_MASK
#define RTC_CR_WPE_MASK (0x2U)
#define RTC_CR_WPE_SHIFT (1U)
#define RTC_CR_WPE_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_WPE_SHIFT)) & RTC_CR_WPE_MASK)
#define RTC_CR_WPE RTC_CR_WPE_MASK
#define RTC_CR_SUP_MASK (0x4U)
#define RTC_CR_SUP_SHIFT (2U)
#define RTC_CR_SUP_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_SUP_SHIFT)) & RTC_CR_SUP_MASK)
#define RTC_CR_SUP RTC_CR_SUP_MASK
#define RTC_CR_UM_MASK (0x8U)
#define RTC_CR_UM_SHIFT (3U)
#define RTC_CR_UM_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_UM_SHIFT)) & RTC_CR_UM_MASK)
#define RTC_CR_UM RTC_CR_UM_MASK
#define RTC_CR_WPS_MASK (0x10U)
#define RTC_CR_WPS_SHIFT (4U)
#define RTC_CR_WPS_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_WPS_SHIFT)) & RTC_CR_WPS_MASK)
#define RTC_CR_WPS RTC_CR_WPS_MASK
#define RTC_CR_OSCE_MASK (0x100U)
#define RTC_CR_OSCE_SHIFT (8U)
#define RTC_CR_OSCE_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_OSCE_SHIFT)) & RTC_CR_OSCE_MASK)
#define RTC_CR_OSCE RTC_CR_OSCE_MASK
#define RTC_CR_CLKO_MASK (0x200U)
#define RTC_CR_CLKO_SHIFT (9U)
#define RTC_CR_CLKO_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_CLKO_SHIFT)) & RTC_CR_CLKO_MASK)
#define RTC_CR_CLKO RTC_CR_CLKO_MASK
#define RTC_CR_SC16P_MASK (0x400U)
#define RTC_CR_SC16P_SHIFT (10U)
#define RTC_CR_SC16P_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_SC16P_SHIFT)) & RTC_CR_SC16P_MASK)
#define RTC_CR_SC16P RTC_CR_SC16P_MASK
#define RTC_CR_SC8P_MASK (0x800U)
#define RTC_CR_SC8P_SHIFT (11U)
#define RTC_CR_SC8P_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_SC8P_SHIFT)) & RTC_CR_SC8P_MASK)
#define RTC_CR_SC8P RTC_CR_SC8P_MASK
#define RTC_CR_SC4P_MASK (0x1000U)
#define RTC_CR_SC4P_SHIFT (12U)
#define RTC_CR_SC4P_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_SC4P_SHIFT)) & RTC_CR_SC4P_MASK)
#define RTC_CR_SC4P RTC_CR_SC4P_MASK
#define RTC_CR_SC2P_MASK (0x2000U)
#define RTC_CR_SC2P_SHIFT (13U)
#define RTC_CR_SC2P_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_CR_SC2P_SHIFT)) & RTC_CR_SC2P_MASK)
#define RTC_CR_SC2P RTC_CR_SC2P_MASK
/*! @name SR - RTC Status Register */
#define RTC_SR_TIF_MASK (0x1U)
#define RTC_SR_TIF_SHIFT (0U)
#define RTC_SR_TIF_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_SR_TIF_SHIFT)) & RTC_SR_TIF_MASK)
#define RTC_SR_TIF RTC_SR_TIF_MASK
#define RTC_SR_TOF_MASK (0x2U)
#define RTC_SR_TOF_SHIFT (1U)
#define RTC_SR_TOF_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_SR_TOF_SHIFT)) & RTC_SR_TOF_MASK)
#define RTC_SR_TOF RTC_SR_TOF_MASK
#define RTC_SR_TAF_MASK (0x4U)
#define RTC_SR_TAF_SHIFT (2U)
#define RTC_SR_TAF_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_SR_TAF_SHIFT)) & RTC_SR_TAF_MASK)
#define RTC_SR_TAF RTC_SR_TAF_MASK
#define RTC_SR_MOF_MASK (0x8U)
#define RTC_SR_MOF_SHIFT (3U)
#define RTC_SR_MOF_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_SR_MOF_SHIFT)) & RTC_SR_MOF_MASK)
#define RTC_SR_MOF RTC_SR_MOF_MASK
#define RTC_SR_TCE_MASK (0x10U)
#define RTC_SR_TCE_SHIFT (4U)
#define RTC_SR_TCE_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_SR_TCE_SHIFT)) & RTC_SR_TCE_MASK)
#define RTC_SR_TCE RTC_SR_TCE_MASK
/*! @name LR - RTC Lock Register */
#define RTC_LR_TCL_MASK (0x8U)
#define RTC_LR_TCL_SHIFT (3U)
#define RTC_LR_TCL_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_LR_TCL_SHIFT)) & RTC_LR_TCL_MASK)
#define RTC_LR_TCL RTC_LR_TCL_MASK
#define RTC_LR_CRL_MASK (0x10U)
#define RTC_LR_CRL_SHIFT (4U)
#define RTC_LR_CRL_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_LR_CRL_SHIFT)) & RTC_LR_CRL_MASK)
#define RTC_LR_CRL RTC_LR_CRL_MASK
#define RTC_LR_SRL_MASK (0x20U)
#define RTC_LR_SRL_SHIFT (5U)
#define RTC_LR_SRL_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_LR_SRL_SHIFT)) & RTC_LR_SRL_MASK)
#define RTC_LR_SRL RTC_LR_SRL_MASK
#define RTC_LR_LRL_MASK (0x40U)
#define RTC_LR_LRL_SHIFT (6U)
#define RTC_LR_LRL_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_LR_LRL_SHIFT)) & RTC_LR_LRL_MASK)
#define RTC_LR_LRL RTC_LR_LRL_MASK
#define RTC_LR_TTSL_MASK (0x100U)
#define RTC_LR_TTSL_SHIFT (8U)
#define RTC_LR_TTSL_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_LR_TTSL_SHIFT)) & RTC_LR_TTSL_MASK)
#define RTC_LR_TTSL RTC_LR_TTSL_MASK
#define RTC_LR_MEL_MASK (0x200U)
#define RTC_LR_MEL_SHIFT (9U)
#define RTC_LR_MEL_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_LR_MEL_SHIFT)) & RTC_LR_MEL_MASK)
#define RTC_LR_MEL RTC_LR_MEL_MASK
#define RTC_LR_MCLL_MASK (0x400U)
#define RTC_LR_MCLL_SHIFT (10U)
#define RTC_LR_MCLL_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_LR_MCLL_SHIFT)) & RTC_LR_MCLL_MASK)
#define RTC_LR_MCLL RTC_LR_MCLL_MASK
#define RTC_LR_MCHL_MASK (0x800U)
#define RTC_LR_MCHL_SHIFT (11U)
#define RTC_LR_MCHL_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_LR_MCHL_SHIFT)) & RTC_LR_MCHL_MASK)
#define RTC_LR_MCHL RTC_LR_MCHL_MASK
/*! @name IER - RTC Interrupt Enable Register */
#define RTC_IER_TIIE_MASK (0x1U)
#define RTC_IER_TIIE_SHIFT (0U)
#define RTC_IER_TIIE_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_IER_TIIE_SHIFT)) & RTC_IER_TIIE_MASK)
#define RTC_IER_TIIE RTC_IER_TIIE_MASK
#define RTC_IER_TOIE_MASK (0x2U)
#define RTC_IER_TOIE_SHIFT (1U)
#define RTC_IER_TOIE_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_IER_TOIE_SHIFT)) & RTC_IER_TOIE_MASK)
#define RTC_IER_TOIE RTC_IER_TOIE_MASK
#define RTC_IER_TAIE_MASK (0x4U)
#define RTC_IER_TAIE_SHIFT (2U)
#define RTC_IER_TAIE_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_IER_TAIE_SHIFT)) & RTC_IER_TAIE_MASK)
#define RTC_IER_TAIE RTC_IER_TAIE_MASK
#define RTC_IER_MOIE_MASK (0x8U)
#define RTC_IER_MOIE_SHIFT (3U)
#define RTC_IER_MOIE_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_IER_MOIE_SHIFT)) & RTC_IER_MOIE_MASK)
#define RTC_IER_MOIE RTC_IER_MOIE_MASK
#define RTC_IER_TSIE_MASK (0x10U)
#define RTC_IER_TSIE_SHIFT (4U)
#define RTC_IER_TSIE_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_IER_TSIE_SHIFT)) & RTC_IER_TSIE_MASK)
#define RTC_IER_TSIE RTC_IER_TSIE_MASK
#define RTC_IER_WPON_MASK (0x80U)
#define RTC_IER_WPON_SHIFT (7U)
#define RTC_IER_WPON_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_IER_WPON_SHIFT)) & RTC_IER_WPON_MASK)
#define RTC_IER_WPON RTC_IER_WPON_MASK
/*! @name TTSR - RTC Tamper Time Seconds Register */
#define RTC_TTSR_TTS_MASK (0xFFFFFFFFU)
#define RTC_TTSR_TTS_SHIFT (0U)
#define RTC_TTSR_TTS_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_TTSR_TTS_SHIFT)) & RTC_TTSR_TTS_MASK)
#define RTC_TTSR_TTS RTC_TTSR_TTS_MASK
/*! @name MER - RTC Monotonic Enable Register */
#define RTC_MER_MCE_MASK (0x10U)
#define RTC_MER_MCE_SHIFT (4U)
#define RTC_MER_MCE_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_MER_MCE_SHIFT)) & RTC_MER_MCE_MASK)
#define RTC_MER_MCE RTC_MER_MCE_MASK
/*! @name MCLR - RTC Monotonic Counter Low Register */
#define RTC_MCLR_MCL_MASK (0xFFFFFFFFU)
#define RTC_MCLR_MCL_SHIFT (0U)
#define RTC_MCLR_MCL_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_MCLR_MCL_SHIFT)) & RTC_MCLR_MCL_MASK)
#define RTC_MCLR_MCL RTC_MCLR_MCL_MASK
/*! @name MCHR - RTC Monotonic Counter High Register */
#define RTC_MCHR_MCH_MASK (0xFFFFFFFFU)
#define RTC_MCHR_MCH_SHIFT (0U)
#define RTC_MCHR_MCH_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_MCHR_MCH_SHIFT)) & RTC_MCHR_MCH_MASK)
#define RTC_MCHR_MCH RTC_MCHR_MCH_MASK
/*! @name WAR - RTC Write Access Register */
#define RTC_WAR_TSRW_MASK (0x1U)
#define RTC_WAR_TSRW_SHIFT (0U)
#define RTC_WAR_TSRW_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_WAR_TSRW_SHIFT)) & RTC_WAR_TSRW_MASK)
#define RTC_WAR_TSRW RTC_WAR_TSRW_MASK
#define RTC_WAR_TPRW_MASK (0x2U)
#define RTC_WAR_TPRW_SHIFT (1U)
#define RTC_WAR_TPRW_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_WAR_TPRW_SHIFT)) & RTC_WAR_TPRW_MASK)
#define RTC_WAR_TPRW RTC_WAR_TPRW_MASK
#define RTC_WAR_TARW_MASK (0x4U)
#define RTC_WAR_TARW_SHIFT (2U)
#define RTC_WAR_TARW_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_WAR_TARW_SHIFT)) & RTC_WAR_TARW_MASK)
#define RTC_WAR_TARW RTC_WAR_TARW_MASK
#define RTC_WAR_TCRW_MASK (0x8U)
#define RTC_WAR_TCRW_SHIFT (3U)
#define RTC_WAR_TCRW_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_WAR_TCRW_SHIFT)) & RTC_WAR_TCRW_MASK)
#define RTC_WAR_TCRW RTC_WAR_TCRW_MASK
#define RTC_WAR_CRW_MASK (0x10U)
#define RTC_WAR_CRW_SHIFT (4U)
#define RTC_WAR_CRW_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_WAR_CRW_SHIFT)) & RTC_WAR_CRW_MASK)
#define RTC_WAR_CRW RTC_WAR_CRW_MASK
#define RTC_WAR_SRW_MASK (0x20U)
#define RTC_WAR_SRW_SHIFT (5U)
#define RTC_WAR_SRW_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_WAR_SRW_SHIFT)) & RTC_WAR_SRW_MASK)
#define RTC_WAR_SRW RTC_WAR_SRW_MASK
#define RTC_WAR_LRW_MASK (0x40U)
#define RTC_WAR_LRW_SHIFT (6U)
#define RTC_WAR_LRW_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_WAR_LRW_SHIFT)) & RTC_WAR_LRW_MASK)
#define RTC_WAR_LRW RTC_WAR_LRW_MASK
#define RTC_WAR_IERW_MASK (0x80U)
#define RTC_WAR_IERW_SHIFT (7U)
#define RTC_WAR_IERW_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_WAR_IERW_SHIFT)) & RTC_WAR_IERW_MASK)
#define RTC_WAR_IERW RTC_WAR_IERW_MASK
#define RTC_WAR_TTSW_MASK (0x100U)
#define RTC_WAR_TTSW_SHIFT (8U)
#define RTC_WAR_TTSW_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_WAR_TTSW_SHIFT)) & RTC_WAR_TTSW_MASK)
#define RTC_WAR_TTSW RTC_WAR_TTSW_MASK
#define RTC_WAR_MERW_MASK (0x200U)
#define RTC_WAR_MERW_SHIFT (9U)
#define RTC_WAR_MERW_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_WAR_MERW_SHIFT)) & RTC_WAR_MERW_MASK)
#define RTC_WAR_MERW RTC_WAR_MERW_MASK
#define RTC_WAR_MCLW_MASK (0x400U)
#define RTC_WAR_MCLW_SHIFT (10U)
#define RTC_WAR_MCLW_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_WAR_MCLW_SHIFT)) & RTC_WAR_MCLW_MASK)
#define RTC_WAR_MCLW RTC_WAR_MCLW_MASK
#define RTC_WAR_MCHW_MASK (0x800U)
#define RTC_WAR_MCHW_SHIFT (11U)
#define RTC_WAR_MCHW_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_WAR_MCHW_SHIFT)) & RTC_WAR_MCHW_MASK)
#define RTC_WAR_MCHW RTC_WAR_MCHW_MASK
/*! @name RAR - RTC Read Access Register */
#define RTC_RAR_TSRR_MASK (0x1U)
#define RTC_RAR_TSRR_SHIFT (0U)
#define RTC_RAR_TSRR_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_RAR_TSRR_SHIFT)) & RTC_RAR_TSRR_MASK)
#define RTC_RAR_TSRR RTC_RAR_TSRR_MASK
#define RTC_RAR_TPRR_MASK (0x2U)
#define RTC_RAR_TPRR_SHIFT (1U)
#define RTC_RAR_TPRR_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_RAR_TPRR_SHIFT)) & RTC_RAR_TPRR_MASK)
#define RTC_RAR_TPRR RTC_RAR_TPRR_MASK
#define RTC_RAR_TARR_MASK (0x4U)
#define RTC_RAR_TARR_SHIFT (2U)
#define RTC_RAR_TARR_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_RAR_TARR_SHIFT)) & RTC_RAR_TARR_MASK)
#define RTC_RAR_TARR RTC_RAR_TARR_MASK
#define RTC_RAR_TCRR_MASK (0x8U)
#define RTC_RAR_TCRR_SHIFT (3U)
#define RTC_RAR_TCRR_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_RAR_TCRR_SHIFT)) & RTC_RAR_TCRR_MASK)
#define RTC_RAR_TCRR RTC_RAR_TCRR_MASK
#define RTC_RAR_CRR_MASK (0x10U)
#define RTC_RAR_CRR_SHIFT (4U)
#define RTC_RAR_CRR_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_RAR_CRR_SHIFT)) & RTC_RAR_CRR_MASK)
#define RTC_RAR_CRR RTC_RAR_CRR_MASK
#define RTC_RAR_SRR_MASK (0x20U)
#define RTC_RAR_SRR_SHIFT (5U)
#define RTC_RAR_SRR_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_RAR_SRR_SHIFT)) & RTC_RAR_SRR_MASK)
#define RTC_RAR_SRR RTC_RAR_SRR_MASK
#define RTC_RAR_LRR_MASK (0x40U)
#define RTC_RAR_LRR_SHIFT (6U)
#define RTC_RAR_LRR_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_RAR_LRR_SHIFT)) & RTC_RAR_LRR_MASK)
#define RTC_RAR_LRR RTC_RAR_LRR_MASK
#define RTC_RAR_IERR_MASK (0x80U)
#define RTC_RAR_IERR_SHIFT (7U)
#define RTC_RAR_IERR_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_RAR_IERR_SHIFT)) & RTC_RAR_IERR_MASK)
#define RTC_RAR_IERR RTC_RAR_IERR_MASK
#define RTC_RAR_TTSR_MASK (0x100U)
#define RTC_RAR_TTSR_SHIFT (8U)
#define RTC_RAR_TTSR_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_RAR_TTSR_SHIFT)) & RTC_RAR_TTSR_MASK)
#define RTC_RAR_TTSR RTC_RAR_TTSR_MASK
#define RTC_RAR_MERR_MASK (0x200U)
#define RTC_RAR_MERR_SHIFT (9U)
#define RTC_RAR_MERR_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_RAR_MERR_SHIFT)) & RTC_RAR_MERR_MASK)
#define RTC_RAR_MERR RTC_RAR_MERR_MASK
#define RTC_RAR_MCLR_MASK (0x400U)
#define RTC_RAR_MCLR_SHIFT (10U)
#define RTC_RAR_MCLR_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_RAR_MCLR_SHIFT)) & RTC_RAR_MCLR_MASK)
#define RTC_RAR_MCLR RTC_RAR_MCLR_MASK
#define RTC_RAR_MCHR_MASK (0x800U)
#define RTC_RAR_MCHR_SHIFT (11U)
#define RTC_RAR_MCHR_SET(x) (((uint32_t)(((uint32_t)(x)) << RTC_RAR_MCHR_SHIFT)) & RTC_RAR_MCHR_MASK)
#define RTC_RAR_MCHR RTC_RAR_MCHR_MASK
/*!
* @}
*/ /* end of group RTC_Register_Masks */
/* RTC - Peripheral instance base addresses */
/** Peripheral RTC base address */
#define RTC_BASE (0x4003D000u)
/** Peripheral RTC base pointer */
#define RTC ((RTC_TypeDef *)RTC_BASE)
/** Array initializer of RTC peripheral base addresses */
#define RTC_BASE_ADDRS { RTC_BASE }
/** Array initializer of RTC peripheral base pointers */
#define RTC_BASE_PTRS { RTC }
/** Interrupt vectors for the RTC peripheral type */
#define RTC_IRQS { RTC_IRQn }
#define RTC_SECONDS_IRQS { RTC_Seconds_IRQn }
/*!
* @}
*/ /* end of group RTC_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- SDHC Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup SDHC_Peripheral_Access_Layer SDHC Peripheral Access Layer
* @{
*/
/** SDHC - Register Layout Typedef */
typedef struct {
__IO uint32_t DSADDR; /**< DMA System Address register, offset: 0x0 */
__IO uint32_t BLKATTR; /**< Block Attributes register, offset: 0x4 */
__IO uint32_t CMDARG; /**< Command Argument register, offset: 0x8 */
__IO uint32_t XFERTYP; /**< Transfer Type register, offset: 0xC */
__I uint32_t CMDRSP[4]; /**< Command Response 0..Command Response 3, array offset: 0x10, array step: 0x4 */
__IO uint32_t DATPORT; /**< Buffer Data Port register, offset: 0x20 */
__I uint32_t PRSSTAT; /**< Present State register, offset: 0x24 */
__IO uint32_t PROCTL; /**< Protocol Control register, offset: 0x28 */
__IO uint32_t SYSCTL; /**< System Control register, offset: 0x2C */
__IO uint32_t IRQSTAT; /**< Interrupt Status register, offset: 0x30 */
__IO uint32_t IRQSTATEN; /**< Interrupt Status Enable register, offset: 0x34 */
__IO uint32_t IRQSIGEN; /**< Interrupt Signal Enable register, offset: 0x38 */
__I uint32_t AC12ERR; /**< Auto CMD12 Error Status Register, offset: 0x3C */
__I uint32_t HTCAPBLT; /**< Host Controller Capabilities, offset: 0x40 */
__IO uint32_t WML; /**< Watermark Level Register, offset: 0x44 */
uint8_t RESERVED_0[8];
__O uint32_t FEVT; /**< Force Event register, offset: 0x50 */
__I uint32_t ADMAES; /**< ADMA Error Status register, offset: 0x54 */
__IO uint32_t ADSADDR; /**< ADMA System Addressregister, offset: 0x58 */
uint8_t RESERVED_1[100];
__IO uint32_t VENDOR; /**< Vendor Specific register, offset: 0xC0 */
__IO uint32_t MMCBOOT; /**< MMC Boot register, offset: 0xC4 */
uint8_t RESERVED_2[52];
__I uint32_t HOSTVER; /**< Host Controller Version, offset: 0xFC */
} SDHC_TypeDef;
/* ----------------------------------------------------------------------------
-- SDHC Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup SDHC_Register_Masks SDHC Register Masks
* @{
*/
/*! @name DSADDR - DMA System Address register */
#define SDHC_DSADDR_DSADDR_MASK (0xFFFFFFFCU)
#define SDHC_DSADDR_DSADDR_SHIFT (2U)
#define SDHC_DSADDR_DSADDR_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_DSADDR_DSADDR_SHIFT)) & SDHC_DSADDR_DSADDR_MASK)
#define SDHC_DSADDR_DSADDR SDHC_DSADDR_DSADDR_MASK
/*! @name BLKATTR - Block Attributes register */
#define SDHC_BLKATTR_BLKSIZE_MASK (0x1FFFU)
#define SDHC_BLKATTR_BLKSIZE_SHIFT (0U)
#define SDHC_BLKATTR_BLKSIZE(x) (((uint32_t)(((uint32_t)(x)) << SDHC_BLKATTR_BLKSIZE_SHIFT)) & SDHC_BLKATTR_BLKSIZE_MASK)
#define SDHC_BLKATTR_BLKCNT_MASK (0xFFFF0000U)
#define SDHC_BLKATTR_BLKCNT_SHIFT (16U)
#define SDHC_BLKATTR_BLKCNT(x) (((uint32_t)(((uint32_t)(x)) << SDHC_BLKATTR_BLKCNT_SHIFT)) & SDHC_BLKATTR_BLKCNT_MASK)
/*! @name CMDARG - Command Argument register */
#define SDHC_CMDARG_CMDARG_MASK (0xFFFFFFFFU)
#define SDHC_CMDARG_CMDARG_SHIFT (0U)
#define SDHC_CMDARG_CMDARG_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_CMDARG_CMDARG_SHIFT)) & SDHC_CMDARG_CMDARG_MASK)
#define SDHC_CMDARG_CMDARG SDHC_CMDARG_CMDARG_MASK
/*! @name XFERTYP - Transfer Type register */
#define SDHC_XFERTYP_DMAEN_MASK (0x1U)
#define SDHC_XFERTYP_DMAEN_SHIFT (0U)
#define SDHC_XFERTYP_DMAEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_XFERTYP_DMAEN_SHIFT)) & SDHC_XFERTYP_DMAEN_MASK)
#define SDHC_XFERTYP_DMAEN SDHC_XFERTYP_DMAEN_MASK
#define SDHC_XFERTYP_BCEN_MASK (0x2U)
#define SDHC_XFERTYP_BCEN_SHIFT (1U)
#define SDHC_XFERTYP_BCEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_XFERTYP_BCEN_SHIFT)) & SDHC_XFERTYP_BCEN_MASK)
#define SDHC_XFERTYP_BCEN SDHC_XFERTYP_BCEN_MASK
#define SDHC_XFERTYP_AC12EN_MASK (0x4U)
#define SDHC_XFERTYP_AC12EN_SHIFT (2U)
#define SDHC_XFERTYP_AC12EN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_XFERTYP_AC12EN_SHIFT)) & SDHC_XFERTYP_AC12EN_MASK)
#define SDHC_XFERTYP_AC12EN SDHC_XFERTYP_AC12EN_MASK
#define SDHC_XFERTYP_DTDSEL_MASK (0x10U)
#define SDHC_XFERTYP_DTDSEL_SHIFT (4U)
#define SDHC_XFERTYP_DTDSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_XFERTYP_DTDSEL_SHIFT)) & SDHC_XFERTYP_DTDSEL_MASK)
#define SDHC_XFERTYP_DTDSEL SDHC_XFERTYP_DTDSEL_MASK
#define SDHC_XFERTYP_MSBSEL_MASK (0x20U)
#define SDHC_XFERTYP_MSBSEL_SHIFT (5U)
#define SDHC_XFERTYP_MSBSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_XFERTYP_MSBSEL_SHIFT)) & SDHC_XFERTYP_MSBSEL_MASK)
#define SDHC_XFERTYP_MSBSEL SDHC_XFERTYP_MSBSEL_MASK
#define SDHC_XFERTYP_RSPTYP_MASK (0x30000U)
#define SDHC_XFERTYP_RSPTYP_SHIFT (16U)
#define SDHC_XFERTYP_RSPTYP(x) (((uint32_t)(((uint32_t)(x)) << SDHC_XFERTYP_RSPTYP_SHIFT)) & SDHC_XFERTYP_RSPTYP_MASK)
#define SDHC_XFERTYP_CCCEN_MASK (0x80000U)
#define SDHC_XFERTYP_CCCEN_SHIFT (19U)
#define SDHC_XFERTYP_CCCEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_XFERTYP_CCCEN_SHIFT)) & SDHC_XFERTYP_CCCEN_MASK)
#define SDHC_XFERTYP_CCCEN SDHC_XFERTYP_CCCEN_MASK
#define SDHC_XFERTYP_CICEN_MASK (0x100000U)
#define SDHC_XFERTYP_CICEN_SHIFT (20U)
#define SDHC_XFERTYP_CICEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_XFERTYP_CICEN_SHIFT)) & SDHC_XFERTYP_CICEN_MASK)
#define SDHC_XFERTYP_CICEN SDHC_XFERTYP_CICEN_MASK
#define SDHC_XFERTYP_DPSEL_MASK (0x200000U)
#define SDHC_XFERTYP_DPSEL_SHIFT (21U)
#define SDHC_XFERTYP_DPSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_XFERTYP_DPSEL_SHIFT)) & SDHC_XFERTYP_DPSEL_MASK)
#define SDHC_XFERTYP_DPSEL SDHC_XFERTYP_DPSEL_MASK
#define SDHC_XFERTYP_CMDTYP_MASK (0xC00000U)
#define SDHC_XFERTYP_CMDTYP_SHIFT (22U)
#define SDHC_XFERTYP_CMDTYP(x) (((uint32_t)(((uint32_t)(x)) << SDHC_XFERTYP_CMDTYP_SHIFT)) & SDHC_XFERTYP_CMDTYP_MASK)
#define SDHC_XFERTYP_CMDINX_MASK (0x3F000000U)
#define SDHC_XFERTYP_CMDINX_SHIFT (24U)
#define SDHC_XFERTYP_CMDINX(x) (((uint32_t)(((uint32_t)(x)) << SDHC_XFERTYP_CMDINX_SHIFT)) & SDHC_XFERTYP_CMDINX_MASK)
/*! @name CMDRSP - Command Response 0..Command Response 3 */
#define SDHC_CMDRSP_CMDRSP0_MASK (0xFFFFFFFFU)
#define SDHC_CMDRSP_CMDRSP0_SHIFT (0U)
#define SDHC_CMDRSP_CMDRSP0_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_CMDRSP_CMDRSP0_SHIFT)) & SDHC_CMDRSP_CMDRSP0_MASK)
#define SDHC_CMDRSP_CMDRSP0 SDHC_CMDRSP_CMDRSP0_MASK
#define SDHC_CMDRSP_CMDRSP1_MASK (0xFFFFFFFFU)
#define SDHC_CMDRSP_CMDRSP1_SHIFT (0U)
#define SDHC_CMDRSP_CMDRSP1_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_CMDRSP_CMDRSP1_SHIFT)) & SDHC_CMDRSP_CMDRSP1_MASK)
#define SDHC_CMDRSP_CMDRSP1 SDHC_CMDRSP_CMDRSP1_MASK
#define SDHC_CMDRSP_CMDRSP2_MASK (0xFFFFFFFFU)
#define SDHC_CMDRSP_CMDRSP2_SHIFT (0U)
#define SDHC_CMDRSP_CMDRSP2_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_CMDRSP_CMDRSP2_SHIFT)) & SDHC_CMDRSP_CMDRSP2_MASK)
#define SDHC_CMDRSP_CMDRSP2 SDHC_CMDRSP_CMDRSP2_MASK
#define SDHC_CMDRSP_CMDRSP3_MASK (0xFFFFFFFFU)
#define SDHC_CMDRSP_CMDRSP3_SHIFT (0U)
#define SDHC_CMDRSP_CMDRSP3_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_CMDRSP_CMDRSP3_SHIFT)) & SDHC_CMDRSP_CMDRSP3_MASK)
#define SDHC_CMDRSP_CMDRSP3 SDHC_CMDRSP_CMDRSP3_MASK
/* The count of SDHC_CMDRSP */
#define SDHC_CMDRSP_COUNT (4U)
/*! @name DATPORT - Buffer Data Port register */
#define SDHC_DATPORT_DATCONT_MASK (0xFFFFFFFFU)
#define SDHC_DATPORT_DATCONT_SHIFT (0U)
#define SDHC_DATPORT_DATCONT_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_DATPORT_DATCONT_SHIFT)) & SDHC_DATPORT_DATCONT_MASK)
#define SDHC_DATPORT_DATCONT SDHC_DATPORT_DATCONT_MASK
/*! @name PRSSTAT - Present State register */
#define SDHC_PRSSTAT_CIHB_MASK (0x1U)
#define SDHC_PRSSTAT_CIHB_SHIFT (0U)
#define SDHC_PRSSTAT_CIHB_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PRSSTAT_CIHB_SHIFT)) & SDHC_PRSSTAT_CIHB_MASK)
#define SDHC_PRSSTAT_CIHB SDHC_PRSSTAT_CIHB_MASK
#define SDHC_PRSSTAT_CDIHB_MASK (0x2U)
#define SDHC_PRSSTAT_CDIHB_SHIFT (1U)
#define SDHC_PRSSTAT_CDIHB_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PRSSTAT_CDIHB_SHIFT)) & SDHC_PRSSTAT_CDIHB_MASK)
#define SDHC_PRSSTAT_CDIHB SDHC_PRSSTAT_CDIHB_MASK
#define SDHC_PRSSTAT_DLA_MASK (0x4U)
#define SDHC_PRSSTAT_DLA_SHIFT (2U)
#define SDHC_PRSSTAT_DLA_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PRSSTAT_DLA_SHIFT)) & SDHC_PRSSTAT_DLA_MASK)
#define SDHC_PRSSTAT_DLA SDHC_PRSSTAT_DLA_MASK
#define SDHC_PRSSTAT_SDSTB_MASK (0x8U)
#define SDHC_PRSSTAT_SDSTB_SHIFT (3U)
#define SDHC_PRSSTAT_SDSTB_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PRSSTAT_SDSTB_SHIFT)) & SDHC_PRSSTAT_SDSTB_MASK)
#define SDHC_PRSSTAT_SDSTB SDHC_PRSSTAT_SDSTB_MASK
#define SDHC_PRSSTAT_IPGOFF_MASK (0x10U)
#define SDHC_PRSSTAT_IPGOFF_SHIFT (4U)
#define SDHC_PRSSTAT_IPGOFF_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PRSSTAT_IPGOFF_SHIFT)) & SDHC_PRSSTAT_IPGOFF_MASK)
#define SDHC_PRSSTAT_IPGOFF SDHC_PRSSTAT_IPGOFF_MASK
#define SDHC_PRSSTAT_HCKOFF_MASK (0x20U)
#define SDHC_PRSSTAT_HCKOFF_SHIFT (5U)
#define SDHC_PRSSTAT_HCKOFF_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PRSSTAT_HCKOFF_SHIFT)) & SDHC_PRSSTAT_HCKOFF_MASK)
#define SDHC_PRSSTAT_HCKOFF SDHC_PRSSTAT_HCKOFF_MASK
#define SDHC_PRSSTAT_PEROFF_MASK (0x40U)
#define SDHC_PRSSTAT_PEROFF_SHIFT (6U)
#define SDHC_PRSSTAT_PEROFF_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PRSSTAT_PEROFF_SHIFT)) & SDHC_PRSSTAT_PEROFF_MASK)
#define SDHC_PRSSTAT_PEROFF SDHC_PRSSTAT_PEROFF_MASK
#define SDHC_PRSSTAT_SDOFF_MASK (0x80U)
#define SDHC_PRSSTAT_SDOFF_SHIFT (7U)
#define SDHC_PRSSTAT_SDOFF_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PRSSTAT_SDOFF_SHIFT)) & SDHC_PRSSTAT_SDOFF_MASK)
#define SDHC_PRSSTAT_SDOFF SDHC_PRSSTAT_SDOFF_MASK
#define SDHC_PRSSTAT_WTA_MASK (0x100U)
#define SDHC_PRSSTAT_WTA_SHIFT (8U)
#define SDHC_PRSSTAT_WTA_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PRSSTAT_WTA_SHIFT)) & SDHC_PRSSTAT_WTA_MASK)
#define SDHC_PRSSTAT_WTA SDHC_PRSSTAT_WTA_MASK
#define SDHC_PRSSTAT_RTA_MASK (0x200U)
#define SDHC_PRSSTAT_RTA_SHIFT (9U)
#define SDHC_PRSSTAT_RTA_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PRSSTAT_RTA_SHIFT)) & SDHC_PRSSTAT_RTA_MASK)
#define SDHC_PRSSTAT_RTA SDHC_PRSSTAT_RTA_MASK
#define SDHC_PRSSTAT_BWEN_MASK (0x400U)
#define SDHC_PRSSTAT_BWEN_SHIFT (10U)
#define SDHC_PRSSTAT_BWEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PRSSTAT_BWEN_SHIFT)) & SDHC_PRSSTAT_BWEN_MASK)
#define SDHC_PRSSTAT_BWEN SDHC_PRSSTAT_BWEN_MASK
#define SDHC_PRSSTAT_BREN_MASK (0x800U)
#define SDHC_PRSSTAT_BREN_SHIFT (11U)
#define SDHC_PRSSTAT_BREN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PRSSTAT_BREN_SHIFT)) & SDHC_PRSSTAT_BREN_MASK)
#define SDHC_PRSSTAT_BREN SDHC_PRSSTAT_BREN_MASK
#define SDHC_PRSSTAT_CINS_MASK (0x10000U)
#define SDHC_PRSSTAT_CINS_SHIFT (16U)
#define SDHC_PRSSTAT_CINS_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PRSSTAT_CINS_SHIFT)) & SDHC_PRSSTAT_CINS_MASK)
#define SDHC_PRSSTAT_CINS SDHC_PRSSTAT_CINS_MASK
#define SDHC_PRSSTAT_CLSL_MASK (0x800000U)
#define SDHC_PRSSTAT_CLSL_SHIFT (23U)
#define SDHC_PRSSTAT_CLSL_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PRSSTAT_CLSL_SHIFT)) & SDHC_PRSSTAT_CLSL_MASK)
#define SDHC_PRSSTAT_CLSL SDHC_PRSSTAT_CLSL_MASK
#define SDHC_PRSSTAT_DLSL_MASK (0xFF000000U)
#define SDHC_PRSSTAT_DLSL_SHIFT (24U)
#define SDHC_PRSSTAT_DLSL_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PRSSTAT_DLSL_SHIFT)) & SDHC_PRSSTAT_DLSL_MASK)
#define SDHC_PRSSTAT_DLSL SDHC_PRSSTAT_DLSL_MASK
/*! @name PROCTL - Protocol Control register */
#define SDHC_PROCTL_LCTL_MASK (0x1U)
#define SDHC_PROCTL_LCTL_SHIFT (0U)
#define SDHC_PROCTL_LCTL_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PROCTL_LCTL_SHIFT)) & SDHC_PROCTL_LCTL_MASK)
#define SDHC_PROCTL_LCTL SDHC_PROCTL_LCTL_MASK
#define SDHC_PROCTL_DTW_MASK (0x6U)
#define SDHC_PROCTL_DTW_SHIFT (1U)
#define SDHC_PROCTL_DTW(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PROCTL_DTW_SHIFT)) & SDHC_PROCTL_DTW_MASK)
#define SDHC_PROCTL_D3CD_MASK (0x8U)
#define SDHC_PROCTL_D3CD_SHIFT (3U)
#define SDHC_PROCTL_D3CD_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PROCTL_D3CD_SHIFT)) & SDHC_PROCTL_D3CD_MASK)
#define SDHC_PROCTL_D3CD SDHC_PROCTL_D3CD_MASK
#define SDHC_PROCTL_EMODE_MASK (0x30U)
#define SDHC_PROCTL_EMODE_SHIFT (4U)
#define SDHC_PROCTL_EMODE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PROCTL_EMODE_SHIFT)) & SDHC_PROCTL_EMODE_MASK)
#define SDHC_PROCTL_EMODE SDHC_PROCTL_EMODE_MASK
#define SDHC_PROCTL_CDTL_MASK (0x40U)
#define SDHC_PROCTL_CDTL_SHIFT (6U)
#define SDHC_PROCTL_CDTL_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PROCTL_CDTL_SHIFT)) & SDHC_PROCTL_CDTL_MASK)
#define SDHC_PROCTL_CDTL SDHC_PROCTL_CDTL_MASK
#define SDHC_PROCTL_CDSS_MASK (0x80U)
#define SDHC_PROCTL_CDSS_SHIFT (7U)
#define SDHC_PROCTL_CDSS_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PROCTL_CDSS_SHIFT)) & SDHC_PROCTL_CDSS_MASK)
#define SDHC_PROCTL_CDSS SDHC_PROCTL_CDSS_MASK
#define SDHC_PROCTL_DMAS_MASK (0x300U)
#define SDHC_PROCTL_DMAS_SHIFT (8U)
#define SDHC_PROCTL_DMAS_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PROCTL_DMAS_SHIFT)) & SDHC_PROCTL_DMAS_MASK)
#define SDHC_PROCTL_DMAS SDHC_PROCTL_DMAS_MASK
#define SDHC_PROCTL_SABGREQ_MASK (0x10000U)
#define SDHC_PROCTL_SABGREQ_SHIFT (16U)
#define SDHC_PROCTL_SABGREQ_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PROCTL_SABGREQ_SHIFT)) & SDHC_PROCTL_SABGREQ_MASK)
#define SDHC_PROCTL_SABGREQ SDHC_PROCTL_SABGREQ_MASK
#define SDHC_PROCTL_CREQ_MASK (0x20000U)
#define SDHC_PROCTL_CREQ_SHIFT (17U)
#define SDHC_PROCTL_CREQ_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PROCTL_CREQ_SHIFT)) & SDHC_PROCTL_CREQ_MASK)
#define SDHC_PROCTL_CREQ SDHC_PROCTL_CREQ_MASK
#define SDHC_PROCTL_RWCTL_MASK (0x40000U)
#define SDHC_PROCTL_RWCTL_SHIFT (18U)
#define SDHC_PROCTL_RWCTL_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PROCTL_RWCTL_SHIFT)) & SDHC_PROCTL_RWCTL_MASK)
#define SDHC_PROCTL_RWCTL SDHC_PROCTL_RWCTL_MASK
#define SDHC_PROCTL_IABG_MASK (0x80000U)
#define SDHC_PROCTL_IABG_SHIFT (19U)
#define SDHC_PROCTL_IABG_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PROCTL_IABG_SHIFT)) & SDHC_PROCTL_IABG_MASK)
#define SDHC_PROCTL_IABG SDHC_PROCTL_IABG_MASK
#define SDHC_PROCTL_WECINT_MASK (0x1000000U)
#define SDHC_PROCTL_WECINT_SHIFT (24U)
#define SDHC_PROCTL_WECINT_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PROCTL_WECINT_SHIFT)) & SDHC_PROCTL_WECINT_MASK)
#define SDHC_PROCTL_WECINT SDHC_PROCTL_WECINT_MASK
#define SDHC_PROCTL_WECINS_MASK (0x2000000U)
#define SDHC_PROCTL_WECINS_SHIFT (25U)
#define SDHC_PROCTL_WECINS_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PROCTL_WECINS_SHIFT)) & SDHC_PROCTL_WECINS_MASK)
#define SDHC_PROCTL_WECINS SDHC_PROCTL_WECINS_MASK
#define SDHC_PROCTL_WECRM_MASK (0x4000000U)
#define SDHC_PROCTL_WECRM_SHIFT (26U)
#define SDHC_PROCTL_WECRM_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_PROCTL_WECRM_SHIFT)) & SDHC_PROCTL_WECRM_MASK)
#define SDHC_PROCTL_WECRM SDHC_PROCTL_WECRM_MASK
/*! @name SYSCTL - System Control register */
#define SDHC_SYSCTL_IPGEN_MASK (0x1U)
#define SDHC_SYSCTL_IPGEN_SHIFT (0U)
#define SDHC_SYSCTL_IPGEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_SYSCTL_IPGEN_SHIFT)) & SDHC_SYSCTL_IPGEN_MASK)
#define SDHC_SYSCTL_IPGEN SDHC_SYSCTL_IPGEN_MASK
#define SDHC_SYSCTL_HCKEN_MASK (0x2U)
#define SDHC_SYSCTL_HCKEN_SHIFT (1U)
#define SDHC_SYSCTL_HCKEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_SYSCTL_HCKEN_SHIFT)) & SDHC_SYSCTL_HCKEN_MASK)
#define SDHC_SYSCTL_HCKEN SDHC_SYSCTL_HCKEN_MASK
#define SDHC_SYSCTL_PEREN_MASK (0x4U)
#define SDHC_SYSCTL_PEREN_SHIFT (2U)
#define SDHC_SYSCTL_PEREN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_SYSCTL_PEREN_SHIFT)) & SDHC_SYSCTL_PEREN_MASK)
#define SDHC_SYSCTL_PEREN SDHC_SYSCTL_PEREN_MASK
#define SDHC_SYSCTL_SDCLKEN_MASK (0x8U)
#define SDHC_SYSCTL_SDCLKEN_SHIFT (3U)
#define SDHC_SYSCTL_SDCLKEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_SYSCTL_SDCLKEN_SHIFT)) & SDHC_SYSCTL_SDCLKEN_MASK)
#define SDHC_SYSCTL_SDCLKEN SDHC_SYSCTL_SDCLKEN_MASK
#define SDHC_SYSCTL_DVS_MASK (0xF0U)
#define SDHC_SYSCTL_DVS_SHIFT (4U)
#define SDHC_SYSCTL_DVS(x) (((uint32_t)(((uint32_t)(x)) << SDHC_SYSCTL_DVS_SHIFT)) & SDHC_SYSCTL_DVS_MASK)
#define SDHC_SYSCTL_SDCLKFS_MASK (0xFF00U)
#define SDHC_SYSCTL_SDCLKFS_SHIFT (8U)
#define SDHC_SYSCTL_SDCLKFS(x) (((uint32_t)(((uint32_t)(x)) << SDHC_SYSCTL_SDCLKFS_SHIFT)) & SDHC_SYSCTL_SDCLKFS_MASK)
#define SDHC_SYSCTL_DTOCV_MASK (0xF0000U)
#define SDHC_SYSCTL_DTOCV_SHIFT (16U)
#define SDHC_SYSCTL_DTOCV(x) (((uint32_t)(((uint32_t)(x)) << SDHC_SYSCTL_DTOCV_SHIFT)) & SDHC_SYSCTL_DTOCV_MASK)
#define SDHC_SYSCTL_RSTA_MASK (0x1000000U)
#define SDHC_SYSCTL_RSTA_SHIFT (24U)
#define SDHC_SYSCTL_RSTA_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_SYSCTL_RSTA_SHIFT)) & SDHC_SYSCTL_RSTA_MASK)
#define SDHC_SYSCTL_RSTA SDHC_SYSCTL_RSTA_MASK
#define SDHC_SYSCTL_RSTC_MASK (0x2000000U)
#define SDHC_SYSCTL_RSTC_SHIFT (25U)
#define SDHC_SYSCTL_RSTC_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_SYSCTL_RSTC_SHIFT)) & SDHC_SYSCTL_RSTC_MASK)
#define SDHC_SYSCTL_RSTC SDHC_SYSCTL_RSTC_MASK
#define SDHC_SYSCTL_RSTD_MASK (0x4000000U)
#define SDHC_SYSCTL_RSTD_SHIFT (26U)
#define SDHC_SYSCTL_RSTD_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_SYSCTL_RSTD_SHIFT)) & SDHC_SYSCTL_RSTD_MASK)
#define SDHC_SYSCTL_RSTD SDHC_SYSCTL_RSTD_MASK
#define SDHC_SYSCTL_INITA_MASK (0x8000000U)
#define SDHC_SYSCTL_INITA_SHIFT (27U)
#define SDHC_SYSCTL_INITA_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_SYSCTL_INITA_SHIFT)) & SDHC_SYSCTL_INITA_MASK)
#define SDHC_SYSCTL_INITA SDHC_SYSCTL_INITA_MASK
/*! @name IRQSTAT - Interrupt Status register */
#define SDHC_IRQSTAT_CC_MASK (0x1U)
#define SDHC_IRQSTAT_CC_SHIFT (0U)
#define SDHC_IRQSTAT_CC_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTAT_CC_SHIFT)) & SDHC_IRQSTAT_CC_MASK)
#define SDHC_IRQSTAT_CC SDHC_IRQSTAT_CC_MASK
#define SDHC_IRQSTAT_TC_MASK (0x2U)
#define SDHC_IRQSTAT_TC_SHIFT (1U)
#define SDHC_IRQSTAT_TC_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTAT_TC_SHIFT)) & SDHC_IRQSTAT_TC_MASK)
#define SDHC_IRQSTAT_TC SDHC_IRQSTAT_TC_MASK
#define SDHC_IRQSTAT_BGE_MASK (0x4U)
#define SDHC_IRQSTAT_BGE_SHIFT (2U)
#define SDHC_IRQSTAT_BGE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTAT_BGE_SHIFT)) & SDHC_IRQSTAT_BGE_MASK)
#define SDHC_IRQSTAT_BGE SDHC_IRQSTAT_BGE_MASK
#define SDHC_IRQSTAT_DINT_MASK (0x8U)
#define SDHC_IRQSTAT_DINT_SHIFT (3U)
#define SDHC_IRQSTAT_DINT_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTAT_DINT_SHIFT)) & SDHC_IRQSTAT_DINT_MASK)
#define SDHC_IRQSTAT_DINT SDHC_IRQSTAT_DINT_MASK
#define SDHC_IRQSTAT_BWR_MASK (0x10U)
#define SDHC_IRQSTAT_BWR_SHIFT (4U)
#define SDHC_IRQSTAT_BWR_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTAT_BWR_SHIFT)) & SDHC_IRQSTAT_BWR_MASK)
#define SDHC_IRQSTAT_BWR SDHC_IRQSTAT_BWR_MASK
#define SDHC_IRQSTAT_BRR_MASK (0x20U)
#define SDHC_IRQSTAT_BRR_SHIFT (5U)
#define SDHC_IRQSTAT_BRR_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTAT_BRR_SHIFT)) & SDHC_IRQSTAT_BRR_MASK)
#define SDHC_IRQSTAT_BRR SDHC_IRQSTAT_BRR_MASK
#define SDHC_IRQSTAT_CINS_MASK (0x40U)
#define SDHC_IRQSTAT_CINS_SHIFT (6U)
#define SDHC_IRQSTAT_CINS_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTAT_CINS_SHIFT)) & SDHC_IRQSTAT_CINS_MASK)
#define SDHC_IRQSTAT_CINS SDHC_IRQSTAT_CINS_MASK
#define SDHC_IRQSTAT_CRM_MASK (0x80U)
#define SDHC_IRQSTAT_CRM_SHIFT (7U)
#define SDHC_IRQSTAT_CRM_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTAT_CRM_SHIFT)) & SDHC_IRQSTAT_CRM_MASK)
#define SDHC_IRQSTAT_CRM SDHC_IRQSTAT_CRM_MASK
#define SDHC_IRQSTAT_CINT_MASK (0x100U)
#define SDHC_IRQSTAT_CINT_SHIFT (8U)
#define SDHC_IRQSTAT_CINT_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTAT_CINT_SHIFT)) & SDHC_IRQSTAT_CINT_MASK)
#define SDHC_IRQSTAT_CINT SDHC_IRQSTAT_CINT_MASK
#define SDHC_IRQSTAT_CTOE_MASK (0x10000U)
#define SDHC_IRQSTAT_CTOE_SHIFT (16U)
#define SDHC_IRQSTAT_CTOE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTAT_CTOE_SHIFT)) & SDHC_IRQSTAT_CTOE_MASK)
#define SDHC_IRQSTAT_CTOE SDHC_IRQSTAT_CTOE_MASK
#define SDHC_IRQSTAT_CCE_MASK (0x20000U)
#define SDHC_IRQSTAT_CCE_SHIFT (17U)
#define SDHC_IRQSTAT_CCE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTAT_CCE_SHIFT)) & SDHC_IRQSTAT_CCE_MASK)
#define SDHC_IRQSTAT_CCE SDHC_IRQSTAT_CCE_MASK
#define SDHC_IRQSTAT_CEBE_MASK (0x40000U)
#define SDHC_IRQSTAT_CEBE_SHIFT (18U)
#define SDHC_IRQSTAT_CEBE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTAT_CEBE_SHIFT)) & SDHC_IRQSTAT_CEBE_MASK)
#define SDHC_IRQSTAT_CEBE SDHC_IRQSTAT_CEBE_MASK
#define SDHC_IRQSTAT_CIE_MASK (0x80000U)
#define SDHC_IRQSTAT_CIE_SHIFT (19U)
#define SDHC_IRQSTAT_CIE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTAT_CIE_SHIFT)) & SDHC_IRQSTAT_CIE_MASK)
#define SDHC_IRQSTAT_CIE SDHC_IRQSTAT_CIE_MASK
#define SDHC_IRQSTAT_DTOE_MASK (0x100000U)
#define SDHC_IRQSTAT_DTOE_SHIFT (20U)
#define SDHC_IRQSTAT_DTOE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTAT_DTOE_SHIFT)) & SDHC_IRQSTAT_DTOE_MASK)
#define SDHC_IRQSTAT_DTOE SDHC_IRQSTAT_DTOE_MASK
#define SDHC_IRQSTAT_DCE_MASK (0x200000U)
#define SDHC_IRQSTAT_DCE_SHIFT (21U)
#define SDHC_IRQSTAT_DCE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTAT_DCE_SHIFT)) & SDHC_IRQSTAT_DCE_MASK)
#define SDHC_IRQSTAT_DCE SDHC_IRQSTAT_DCE_MASK
#define SDHC_IRQSTAT_DEBE_MASK (0x400000U)
#define SDHC_IRQSTAT_DEBE_SHIFT (22U)
#define SDHC_IRQSTAT_DEBE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTAT_DEBE_SHIFT)) & SDHC_IRQSTAT_DEBE_MASK)
#define SDHC_IRQSTAT_DEBE SDHC_IRQSTAT_DEBE_MASK
#define SDHC_IRQSTAT_AC12E_MASK (0x1000000U)
#define SDHC_IRQSTAT_AC12E_SHIFT (24U)
#define SDHC_IRQSTAT_AC12E_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTAT_AC12E_SHIFT)) & SDHC_IRQSTAT_AC12E_MASK)
#define SDHC_IRQSTAT_AC12E SDHC_IRQSTAT_AC12E_MASK
#define SDHC_IRQSTAT_DMAE_MASK (0x10000000U)
#define SDHC_IRQSTAT_DMAE_SHIFT (28U)
#define SDHC_IRQSTAT_DMAE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTAT_DMAE_SHIFT)) & SDHC_IRQSTAT_DMAE_MASK)
#define SDHC_IRQSTAT_DMAE SDHC_IRQSTAT_DMAE_MASK
/*! @name IRQSTATEN - Interrupt Status Enable register */
#define SDHC_IRQSTATEN_CCSEN_MASK (0x1U)
#define SDHC_IRQSTATEN_CCSEN_SHIFT (0U)
#define SDHC_IRQSTATEN_CCSEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTATEN_CCSEN_SHIFT)) & SDHC_IRQSTATEN_CCSEN_MASK)
#define SDHC_IRQSTATEN_CCSEN SDHC_IRQSTATEN_CCSEN_MASK
#define SDHC_IRQSTATEN_TCSEN_MASK (0x2U)
#define SDHC_IRQSTATEN_TCSEN_SHIFT (1U)
#define SDHC_IRQSTATEN_TCSEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTATEN_TCSEN_SHIFT)) & SDHC_IRQSTATEN_TCSEN_MASK)
#define SDHC_IRQSTATEN_TCSEN SDHC_IRQSTATEN_TCSEN_MASK
#define SDHC_IRQSTATEN_BGESEN_MASK (0x4U)
#define SDHC_IRQSTATEN_BGESEN_SHIFT (2U)
#define SDHC_IRQSTATEN_BGESEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTATEN_BGESEN_SHIFT)) & SDHC_IRQSTATEN_BGESEN_MASK)
#define SDHC_IRQSTATEN_BGESEN SDHC_IRQSTATEN_BGESEN_MASK
#define SDHC_IRQSTATEN_DINTSEN_MASK (0x8U)
#define SDHC_IRQSTATEN_DINTSEN_SHIFT (3U)
#define SDHC_IRQSTATEN_DINTSEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTATEN_DINTSEN_SHIFT)) & SDHC_IRQSTATEN_DINTSEN_MASK)
#define SDHC_IRQSTATEN_DINTSEN SDHC_IRQSTATEN_DINTSEN_MASK
#define SDHC_IRQSTATEN_BWRSEN_MASK (0x10U)
#define SDHC_IRQSTATEN_BWRSEN_SHIFT (4U)
#define SDHC_IRQSTATEN_BWRSEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTATEN_BWRSEN_SHIFT)) & SDHC_IRQSTATEN_BWRSEN_MASK)
#define SDHC_IRQSTATEN_BWRSEN SDHC_IRQSTATEN_BWRSEN_MASK
#define SDHC_IRQSTATEN_BRRSEN_MASK (0x20U)
#define SDHC_IRQSTATEN_BRRSEN_SHIFT (5U)
#define SDHC_IRQSTATEN_BRRSEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTATEN_BRRSEN_SHIFT)) & SDHC_IRQSTATEN_BRRSEN_MASK)
#define SDHC_IRQSTATEN_BRRSEN SDHC_IRQSTATEN_BRRSEN_MASK
#define SDHC_IRQSTATEN_CINSEN_MASK (0x40U)
#define SDHC_IRQSTATEN_CINSEN_SHIFT (6U)
#define SDHC_IRQSTATEN_CINSEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTATEN_CINSEN_SHIFT)) & SDHC_IRQSTATEN_CINSEN_MASK)
#define SDHC_IRQSTATEN_CINSEN SDHC_IRQSTATEN_CINSEN_MASK
#define SDHC_IRQSTATEN_CRMSEN_MASK (0x80U)
#define SDHC_IRQSTATEN_CRMSEN_SHIFT (7U)
#define SDHC_IRQSTATEN_CRMSEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTATEN_CRMSEN_SHIFT)) & SDHC_IRQSTATEN_CRMSEN_MASK)
#define SDHC_IRQSTATEN_CRMSEN SDHC_IRQSTATEN_CRMSEN_MASK
#define SDHC_IRQSTATEN_CINTSEN_MASK (0x100U)
#define SDHC_IRQSTATEN_CINTSEN_SHIFT (8U)
#define SDHC_IRQSTATEN_CINTSEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTATEN_CINTSEN_SHIFT)) & SDHC_IRQSTATEN_CINTSEN_MASK)
#define SDHC_IRQSTATEN_CINTSEN SDHC_IRQSTATEN_CINTSEN_MASK
#define SDHC_IRQSTATEN_CTOESEN_MASK (0x10000U)
#define SDHC_IRQSTATEN_CTOESEN_SHIFT (16U)
#define SDHC_IRQSTATEN_CTOESEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTATEN_CTOESEN_SHIFT)) & SDHC_IRQSTATEN_CTOESEN_MASK)
#define SDHC_IRQSTATEN_CTOESEN SDHC_IRQSTATEN_CTOESEN_MASK
#define SDHC_IRQSTATEN_CCESEN_MASK (0x20000U)
#define SDHC_IRQSTATEN_CCESEN_SHIFT (17U)
#define SDHC_IRQSTATEN_CCESEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTATEN_CCESEN_SHIFT)) & SDHC_IRQSTATEN_CCESEN_MASK)
#define SDHC_IRQSTATEN_CCESEN SDHC_IRQSTATEN_CCESEN_MASK
#define SDHC_IRQSTATEN_CEBESEN_MASK (0x40000U)
#define SDHC_IRQSTATEN_CEBESEN_SHIFT (18U)
#define SDHC_IRQSTATEN_CEBESEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTATEN_CEBESEN_SHIFT)) & SDHC_IRQSTATEN_CEBESEN_MASK)
#define SDHC_IRQSTATEN_CEBESEN SDHC_IRQSTATEN_CEBESEN_MASK
#define SDHC_IRQSTATEN_CIESEN_MASK (0x80000U)
#define SDHC_IRQSTATEN_CIESEN_SHIFT (19U)
#define SDHC_IRQSTATEN_CIESEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTATEN_CIESEN_SHIFT)) & SDHC_IRQSTATEN_CIESEN_MASK)
#define SDHC_IRQSTATEN_CIESEN SDHC_IRQSTATEN_CIESEN_MASK
#define SDHC_IRQSTATEN_DTOESEN_MASK (0x100000U)
#define SDHC_IRQSTATEN_DTOESEN_SHIFT (20U)
#define SDHC_IRQSTATEN_DTOESEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTATEN_DTOESEN_SHIFT)) & SDHC_IRQSTATEN_DTOESEN_MASK)
#define SDHC_IRQSTATEN_DTOESEN SDHC_IRQSTATEN_DTOESEN_MASK
#define SDHC_IRQSTATEN_DCESEN_MASK (0x200000U)
#define SDHC_IRQSTATEN_DCESEN_SHIFT (21U)
#define SDHC_IRQSTATEN_DCESEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTATEN_DCESEN_SHIFT)) & SDHC_IRQSTATEN_DCESEN_MASK)
#define SDHC_IRQSTATEN_DCESEN SDHC_IRQSTATEN_DCESEN_MASK
#define SDHC_IRQSTATEN_DEBESEN_MASK (0x400000U)
#define SDHC_IRQSTATEN_DEBESEN_SHIFT (22U)
#define SDHC_IRQSTATEN_DEBESEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTATEN_DEBESEN_SHIFT)) & SDHC_IRQSTATEN_DEBESEN_MASK)
#define SDHC_IRQSTATEN_DEBESEN SDHC_IRQSTATEN_DEBESEN_MASK
#define SDHC_IRQSTATEN_AC12ESEN_MASK (0x1000000U)
#define SDHC_IRQSTATEN_AC12ESEN_SHIFT (24U)
#define SDHC_IRQSTATEN_AC12ESEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTATEN_AC12ESEN_SHIFT)) & SDHC_IRQSTATEN_AC12ESEN_MASK)
#define SDHC_IRQSTATEN_AC12ESEN SDHC_IRQSTATEN_AC12ESEN_MASK
#define SDHC_IRQSTATEN_DMAESEN_MASK (0x10000000U)
#define SDHC_IRQSTATEN_DMAESEN_SHIFT (28U)
#define SDHC_IRQSTATEN_DMAESEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSTATEN_DMAESEN_SHIFT)) & SDHC_IRQSTATEN_DMAESEN_MASK)
#define SDHC_IRQSTATEN_DMAESEN SDHC_IRQSTATEN_DMAESEN_MASK
/*! @name IRQSIGEN - Interrupt Signal Enable register */
#define SDHC_IRQSIGEN_CCIEN_MASK (0x1U)
#define SDHC_IRQSIGEN_CCIEN_SHIFT (0U)
#define SDHC_IRQSIGEN_CCIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSIGEN_CCIEN_SHIFT)) & SDHC_IRQSIGEN_CCIEN_MASK)
#define SDHC_IRQSIGEN_CCIEN SDHC_IRQSIGEN_CCIEN_MASK
#define SDHC_IRQSIGEN_TCIEN_MASK (0x2U)
#define SDHC_IRQSIGEN_TCIEN_SHIFT (1U)
#define SDHC_IRQSIGEN_TCIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSIGEN_TCIEN_SHIFT)) & SDHC_IRQSIGEN_TCIEN_MASK)
#define SDHC_IRQSIGEN_TCIEN SDHC_IRQSIGEN_TCIEN_MASK
#define SDHC_IRQSIGEN_BGEIEN_MASK (0x4U)
#define SDHC_IRQSIGEN_BGEIEN_SHIFT (2U)
#define SDHC_IRQSIGEN_BGEIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSIGEN_BGEIEN_SHIFT)) & SDHC_IRQSIGEN_BGEIEN_MASK)
#define SDHC_IRQSIGEN_BGEIEN SDHC_IRQSIGEN_BGEIEN_MASK
#define SDHC_IRQSIGEN_DINTIEN_MASK (0x8U)
#define SDHC_IRQSIGEN_DINTIEN_SHIFT (3U)
#define SDHC_IRQSIGEN_DINTIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSIGEN_DINTIEN_SHIFT)) & SDHC_IRQSIGEN_DINTIEN_MASK)
#define SDHC_IRQSIGEN_DINTIEN SDHC_IRQSIGEN_DINTIEN_MASK
#define SDHC_IRQSIGEN_BWRIEN_MASK (0x10U)
#define SDHC_IRQSIGEN_BWRIEN_SHIFT (4U)
#define SDHC_IRQSIGEN_BWRIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSIGEN_BWRIEN_SHIFT)) & SDHC_IRQSIGEN_BWRIEN_MASK)
#define SDHC_IRQSIGEN_BWRIEN SDHC_IRQSIGEN_BWRIEN_MASK
#define SDHC_IRQSIGEN_BRRIEN_MASK (0x20U)
#define SDHC_IRQSIGEN_BRRIEN_SHIFT (5U)
#define SDHC_IRQSIGEN_BRRIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSIGEN_BRRIEN_SHIFT)) & SDHC_IRQSIGEN_BRRIEN_MASK)
#define SDHC_IRQSIGEN_BRRIEN SDHC_IRQSIGEN_BRRIEN_MASK
#define SDHC_IRQSIGEN_CINSIEN_MASK (0x40U)
#define SDHC_IRQSIGEN_CINSIEN_SHIFT (6U)
#define SDHC_IRQSIGEN_CINSIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSIGEN_CINSIEN_SHIFT)) & SDHC_IRQSIGEN_CINSIEN_MASK)
#define SDHC_IRQSIGEN_CINSIEN SDHC_IRQSIGEN_CINSIEN_MASK
#define SDHC_IRQSIGEN_CRMIEN_MASK (0x80U)
#define SDHC_IRQSIGEN_CRMIEN_SHIFT (7U)
#define SDHC_IRQSIGEN_CRMIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSIGEN_CRMIEN_SHIFT)) & SDHC_IRQSIGEN_CRMIEN_MASK)
#define SDHC_IRQSIGEN_CRMIEN SDHC_IRQSIGEN_CRMIEN_MASK
#define SDHC_IRQSIGEN_CINTIEN_MASK (0x100U)
#define SDHC_IRQSIGEN_CINTIEN_SHIFT (8U)
#define SDHC_IRQSIGEN_CINTIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSIGEN_CINTIEN_SHIFT)) & SDHC_IRQSIGEN_CINTIEN_MASK)
#define SDHC_IRQSIGEN_CINTIEN SDHC_IRQSIGEN_CINTIEN_MASK
#define SDHC_IRQSIGEN_CTOEIEN_MASK (0x10000U)
#define SDHC_IRQSIGEN_CTOEIEN_SHIFT (16U)
#define SDHC_IRQSIGEN_CTOEIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSIGEN_CTOEIEN_SHIFT)) & SDHC_IRQSIGEN_CTOEIEN_MASK)
#define SDHC_IRQSIGEN_CTOEIEN SDHC_IRQSIGEN_CTOEIEN_MASK
#define SDHC_IRQSIGEN_CCEIEN_MASK (0x20000U)
#define SDHC_IRQSIGEN_CCEIEN_SHIFT (17U)
#define SDHC_IRQSIGEN_CCEIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSIGEN_CCEIEN_SHIFT)) & SDHC_IRQSIGEN_CCEIEN_MASK)
#define SDHC_IRQSIGEN_CCEIEN SDHC_IRQSIGEN_CCEIEN_MASK
#define SDHC_IRQSIGEN_CEBEIEN_MASK (0x40000U)
#define SDHC_IRQSIGEN_CEBEIEN_SHIFT (18U)
#define SDHC_IRQSIGEN_CEBEIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSIGEN_CEBEIEN_SHIFT)) & SDHC_IRQSIGEN_CEBEIEN_MASK)
#define SDHC_IRQSIGEN_CEBEIEN SDHC_IRQSIGEN_CEBEIEN_MASK
#define SDHC_IRQSIGEN_CIEIEN_MASK (0x80000U)
#define SDHC_IRQSIGEN_CIEIEN_SHIFT (19U)
#define SDHC_IRQSIGEN_CIEIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSIGEN_CIEIEN_SHIFT)) & SDHC_IRQSIGEN_CIEIEN_MASK)
#define SDHC_IRQSIGEN_CIEIEN SDHC_IRQSIGEN_CIEIEN_MASK
#define SDHC_IRQSIGEN_DTOEIEN_MASK (0x100000U)
#define SDHC_IRQSIGEN_DTOEIEN_SHIFT (20U)
#define SDHC_IRQSIGEN_DTOEIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSIGEN_DTOEIEN_SHIFT)) & SDHC_IRQSIGEN_DTOEIEN_MASK)
#define SDHC_IRQSIGEN_DTOEIEN SDHC_IRQSIGEN_DTOEIEN_MASK
#define SDHC_IRQSIGEN_DCEIEN_MASK (0x200000U)
#define SDHC_IRQSIGEN_DCEIEN_SHIFT (21U)
#define SDHC_IRQSIGEN_DCEIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSIGEN_DCEIEN_SHIFT)) & SDHC_IRQSIGEN_DCEIEN_MASK)
#define SDHC_IRQSIGEN_DCEIEN SDHC_IRQSIGEN_DCEIEN_MASK
#define SDHC_IRQSIGEN_DEBEIEN_MASK (0x400000U)
#define SDHC_IRQSIGEN_DEBEIEN_SHIFT (22U)
#define SDHC_IRQSIGEN_DEBEIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSIGEN_DEBEIEN_SHIFT)) & SDHC_IRQSIGEN_DEBEIEN_MASK)
#define SDHC_IRQSIGEN_DEBEIEN SDHC_IRQSIGEN_DEBEIEN_MASK
#define SDHC_IRQSIGEN_AC12EIEN_MASK (0x1000000U)
#define SDHC_IRQSIGEN_AC12EIEN_SHIFT (24U)
#define SDHC_IRQSIGEN_AC12EIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSIGEN_AC12EIEN_SHIFT)) & SDHC_IRQSIGEN_AC12EIEN_MASK)
#define SDHC_IRQSIGEN_AC12EIEN SDHC_IRQSIGEN_AC12EIEN_MASK
#define SDHC_IRQSIGEN_DMAEIEN_MASK (0x10000000U)
#define SDHC_IRQSIGEN_DMAEIEN_SHIFT (28U)
#define SDHC_IRQSIGEN_DMAEIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_IRQSIGEN_DMAEIEN_SHIFT)) & SDHC_IRQSIGEN_DMAEIEN_MASK)
#define SDHC_IRQSIGEN_DMAEIEN SDHC_IRQSIGEN_DMAEIEN_MASK
/*! @name AC12ERR - Auto CMD12 Error Status Register */
#define SDHC_AC12ERR_AC12NE_MASK (0x1U)
#define SDHC_AC12ERR_AC12NE_SHIFT (0U)
#define SDHC_AC12ERR_AC12NE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_AC12ERR_AC12NE_SHIFT)) & SDHC_AC12ERR_AC12NE_MASK)
#define SDHC_AC12ERR_AC12NE SDHC_AC12ERR_AC12NE_MASK
#define SDHC_AC12ERR_AC12TOE_MASK (0x2U)
#define SDHC_AC12ERR_AC12TOE_SHIFT (1U)
#define SDHC_AC12ERR_AC12TOE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_AC12ERR_AC12TOE_SHIFT)) & SDHC_AC12ERR_AC12TOE_MASK)
#define SDHC_AC12ERR_AC12TOE SDHC_AC12ERR_AC12TOE_MASK
#define SDHC_AC12ERR_AC12EBE_MASK (0x4U)
#define SDHC_AC12ERR_AC12EBE_SHIFT (2U)
#define SDHC_AC12ERR_AC12EBE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_AC12ERR_AC12EBE_SHIFT)) & SDHC_AC12ERR_AC12EBE_MASK)
#define SDHC_AC12ERR_AC12EBE SDHC_AC12ERR_AC12EBE_MASK
#define SDHC_AC12ERR_AC12CE_MASK (0x8U)
#define SDHC_AC12ERR_AC12CE_SHIFT (3U)
#define SDHC_AC12ERR_AC12CE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_AC12ERR_AC12CE_SHIFT)) & SDHC_AC12ERR_AC12CE_MASK)
#define SDHC_AC12ERR_AC12CE SDHC_AC12ERR_AC12CE_MASK
#define SDHC_AC12ERR_AC12IE_MASK (0x10U)
#define SDHC_AC12ERR_AC12IE_SHIFT (4U)
#define SDHC_AC12ERR_AC12IE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_AC12ERR_AC12IE_SHIFT)) & SDHC_AC12ERR_AC12IE_MASK)
#define SDHC_AC12ERR_AC12IE SDHC_AC12ERR_AC12IE_MASK
#define SDHC_AC12ERR_CNIBAC12E_MASK (0x80U)
#define SDHC_AC12ERR_CNIBAC12E_SHIFT (7U)
#define SDHC_AC12ERR_CNIBAC12E_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_AC12ERR_CNIBAC12E_SHIFT)) & SDHC_AC12ERR_CNIBAC12E_MASK)
#define SDHC_AC12ERR_CNIBAC12E SDHC_AC12ERR_CNIBAC12E_MASK
/*! @name HTCAPBLT - Host Controller Capabilities */
#define SDHC_HTCAPBLT_MBL_MASK (0x70000U)
#define SDHC_HTCAPBLT_MBL_SHIFT (16U)
#define SDHC_HTCAPBLT_MBL_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_HTCAPBLT_MBL_SHIFT)) & SDHC_HTCAPBLT_MBL_MASK)
#define SDHC_HTCAPBLT_MBL SDHC_HTCAPBLT_MBL_MASK
#define SDHC_HTCAPBLT_ADMAS_MASK (0x100000U)
#define SDHC_HTCAPBLT_ADMAS_SHIFT (20U)
#define SDHC_HTCAPBLT_ADMAS_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_HTCAPBLT_ADMAS_SHIFT)) & SDHC_HTCAPBLT_ADMAS_MASK)
#define SDHC_HTCAPBLT_ADMAS SDHC_HTCAPBLT_ADMAS_MASK
#define SDHC_HTCAPBLT_HSS_MASK (0x200000U)
#define SDHC_HTCAPBLT_HSS_SHIFT (21U)
#define SDHC_HTCAPBLT_HSS_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_HTCAPBLT_HSS_SHIFT)) & SDHC_HTCAPBLT_HSS_MASK)
#define SDHC_HTCAPBLT_HSS SDHC_HTCAPBLT_HSS_MASK
#define SDHC_HTCAPBLT_DMAS_MASK (0x400000U)
#define SDHC_HTCAPBLT_DMAS_SHIFT (22U)
#define SDHC_HTCAPBLT_DMAS_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_HTCAPBLT_DMAS_SHIFT)) & SDHC_HTCAPBLT_DMAS_MASK)
#define SDHC_HTCAPBLT_DMAS SDHC_HTCAPBLT_DMAS_MASK
#define SDHC_HTCAPBLT_SRS_MASK (0x800000U)
#define SDHC_HTCAPBLT_SRS_SHIFT (23U)
#define SDHC_HTCAPBLT_SRS_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_HTCAPBLT_SRS_SHIFT)) & SDHC_HTCAPBLT_SRS_MASK)
#define SDHC_HTCAPBLT_SRS SDHC_HTCAPBLT_SRS_MASK
#define SDHC_HTCAPBLT_VS33_MASK (0x1000000U)
#define SDHC_HTCAPBLT_VS33_SHIFT (24U)
#define SDHC_HTCAPBLT_VS33_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_HTCAPBLT_VS33_SHIFT)) & SDHC_HTCAPBLT_VS33_MASK)
#define SDHC_HTCAPBLT_VS33 SDHC_HTCAPBLT_VS33_MASK
/*! @name WML - Watermark Level Register */
#define SDHC_WML_RDWML_MASK (0xFFU)
#define SDHC_WML_RDWML_SHIFT (0U)
#define SDHC_WML_RDWML_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_WML_RDWML_SHIFT)) & SDHC_WML_RDWML_MASK)
#define SDHC_WML_RDWML SDHC_WML_RDWML_MASK
#define SDHC_WML_WRWML_MASK (0xFF0000U)
#define SDHC_WML_WRWML_SHIFT (16U)
#define SDHC_WML_WRWML_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_WML_WRWML_SHIFT)) & SDHC_WML_WRWML_MASK)
#define SDHC_WML_WRWML SDHC_WML_WRWML_MASK
/*! @name FEVT - Force Event register */
#define SDHC_FEVT_AC12NE_MASK (0x1U)
#define SDHC_FEVT_AC12NE_SHIFT (0U)
#define SDHC_FEVT_AC12NE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_FEVT_AC12NE_SHIFT)) & SDHC_FEVT_AC12NE_MASK)
#define SDHC_FEVT_AC12NE SDHC_FEVT_AC12NE_MASK
#define SDHC_FEVT_AC12TOE_MASK (0x2U)
#define SDHC_FEVT_AC12TOE_SHIFT (1U)
#define SDHC_FEVT_AC12TOE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_FEVT_AC12TOE_SHIFT)) & SDHC_FEVT_AC12TOE_MASK)
#define SDHC_FEVT_AC12TOE SDHC_FEVT_AC12TOE_MASK
#define SDHC_FEVT_AC12CE_MASK (0x4U)
#define SDHC_FEVT_AC12CE_SHIFT (2U)
#define SDHC_FEVT_AC12CE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_FEVT_AC12CE_SHIFT)) & SDHC_FEVT_AC12CE_MASK)
#define SDHC_FEVT_AC12CE SDHC_FEVT_AC12CE_MASK
#define SDHC_FEVT_AC12EBE_MASK (0x8U)
#define SDHC_FEVT_AC12EBE_SHIFT (3U)
#define SDHC_FEVT_AC12EBE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_FEVT_AC12EBE_SHIFT)) & SDHC_FEVT_AC12EBE_MASK)
#define SDHC_FEVT_AC12EBE SDHC_FEVT_AC12EBE_MASK
#define SDHC_FEVT_AC12IE_MASK (0x10U)
#define SDHC_FEVT_AC12IE_SHIFT (4U)
#define SDHC_FEVT_AC12IE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_FEVT_AC12IE_SHIFT)) & SDHC_FEVT_AC12IE_MASK)
#define SDHC_FEVT_AC12IE SDHC_FEVT_AC12IE_MASK
#define SDHC_FEVT_CNIBAC12E_MASK (0x80U)
#define SDHC_FEVT_CNIBAC12E_SHIFT (7U)
#define SDHC_FEVT_CNIBAC12E_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_FEVT_CNIBAC12E_SHIFT)) & SDHC_FEVT_CNIBAC12E_MASK)
#define SDHC_FEVT_CNIBAC12E SDHC_FEVT_CNIBAC12E_MASK
#define SDHC_FEVT_CTOE_MASK (0x10000U)
#define SDHC_FEVT_CTOE_SHIFT (16U)
#define SDHC_FEVT_CTOE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_FEVT_CTOE_SHIFT)) & SDHC_FEVT_CTOE_MASK)
#define SDHC_FEVT_CTOE SDHC_FEVT_CTOE_MASK
#define SDHC_FEVT_CCE_MASK (0x20000U)
#define SDHC_FEVT_CCE_SHIFT (17U)
#define SDHC_FEVT_CCE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_FEVT_CCE_SHIFT)) & SDHC_FEVT_CCE_MASK)
#define SDHC_FEVT_CCE SDHC_FEVT_CCE_MASK
#define SDHC_FEVT_CEBE_MASK (0x40000U)
#define SDHC_FEVT_CEBE_SHIFT (18U)
#define SDHC_FEVT_CEBE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_FEVT_CEBE_SHIFT)) & SDHC_FEVT_CEBE_MASK)
#define SDHC_FEVT_CEBE SDHC_FEVT_CEBE_MASK
#define SDHC_FEVT_CIE_MASK (0x80000U)
#define SDHC_FEVT_CIE_SHIFT (19U)
#define SDHC_FEVT_CIE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_FEVT_CIE_SHIFT)) & SDHC_FEVT_CIE_MASK)
#define SDHC_FEVT_CIE SDHC_FEVT_CIE_MASK
#define SDHC_FEVT_DTOE_MASK (0x100000U)
#define SDHC_FEVT_DTOE_SHIFT (20U)
#define SDHC_FEVT_DTOE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_FEVT_DTOE_SHIFT)) & SDHC_FEVT_DTOE_MASK)
#define SDHC_FEVT_DTOE SDHC_FEVT_DTOE_MASK
#define SDHC_FEVT_DCE_MASK (0x200000U)
#define SDHC_FEVT_DCE_SHIFT (21U)
#define SDHC_FEVT_DCE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_FEVT_DCE_SHIFT)) & SDHC_FEVT_DCE_MASK)
#define SDHC_FEVT_DCE SDHC_FEVT_DCE_MASK
#define SDHC_FEVT_DEBE_MASK (0x400000U)
#define SDHC_FEVT_DEBE_SHIFT (22U)
#define SDHC_FEVT_DEBE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_FEVT_DEBE_SHIFT)) & SDHC_FEVT_DEBE_MASK)
#define SDHC_FEVT_DEBE SDHC_FEVT_DEBE_MASK
#define SDHC_FEVT_AC12E_MASK (0x1000000U)
#define SDHC_FEVT_AC12E_SHIFT (24U)
#define SDHC_FEVT_AC12E_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_FEVT_AC12E_SHIFT)) & SDHC_FEVT_AC12E_MASK)
#define SDHC_FEVT_AC12E SDHC_FEVT_AC12E_MASK
#define SDHC_FEVT_DMAE_MASK (0x10000000U)
#define SDHC_FEVT_DMAE_SHIFT (28U)
#define SDHC_FEVT_DMAE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_FEVT_DMAE_SHIFT)) & SDHC_FEVT_DMAE_MASK)
#define SDHC_FEVT_DMAE SDHC_FEVT_DMAE_MASK
#define SDHC_FEVT_CINT_MASK (0x80000000U)
#define SDHC_FEVT_CINT_SHIFT (31U)
#define SDHC_FEVT_CINT_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_FEVT_CINT_SHIFT)) & SDHC_FEVT_CINT_MASK)
#define SDHC_FEVT_CINT SDHC_FEVT_CINT_MASK
/*! @name ADMAES - ADMA Error Status register */
#define SDHC_ADMAES_ADMAES_MASK (0x3U)
#define SDHC_ADMAES_ADMAES_SHIFT (0U)
#define SDHC_ADMAES_ADMAES_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_ADMAES_ADMAES_SHIFT)) & SDHC_ADMAES_ADMAES_MASK)
#define SDHC_ADMAES_ADMAES SDHC_ADMAES_ADMAES_MASK
#define SDHC_ADMAES_ADMALME_MASK (0x4U)
#define SDHC_ADMAES_ADMALME_SHIFT (2U)
#define SDHC_ADMAES_ADMALME_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_ADMAES_ADMALME_SHIFT)) & SDHC_ADMAES_ADMALME_MASK)
#define SDHC_ADMAES_ADMALME SDHC_ADMAES_ADMALME_MASK
#define SDHC_ADMAES_ADMADCE_MASK (0x8U)
#define SDHC_ADMAES_ADMADCE_SHIFT (3U)
#define SDHC_ADMAES_ADMADCE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_ADMAES_ADMADCE_SHIFT)) & SDHC_ADMAES_ADMADCE_MASK)
#define SDHC_ADMAES_ADMADCE SDHC_ADMAES_ADMADCE_MASK
/*! @name ADSADDR - ADMA System Addressregister */
#define SDHC_ADSADDR_ADSADDR_MASK (0xFFFFFFFCU)
#define SDHC_ADSADDR_ADSADDR_SHIFT (2U)
#define SDHC_ADSADDR_ADSADDR_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_ADSADDR_ADSADDR_SHIFT)) & SDHC_ADSADDR_ADSADDR_MASK)
#define SDHC_ADSADDR_ADSADDR SDHC_ADSADDR_ADSADDR_MASK
/*! @name VENDOR - Vendor Specific register */
#define SDHC_VENDOR_EXBLKNU_MASK (0x2U)
#define SDHC_VENDOR_EXBLKNU_SHIFT (1U)
#define SDHC_VENDOR_EXBLKNU_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_VENDOR_EXBLKNU_SHIFT)) & SDHC_VENDOR_EXBLKNU_MASK)
#define SDHC_VENDOR_EXBLKNU SDHC_VENDOR_EXBLKNU_MASK
#define SDHC_VENDOR_INTSTVAL_MASK (0xFF0000U)
#define SDHC_VENDOR_INTSTVAL_SHIFT (16U)
#define SDHC_VENDOR_INTSTVAL_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_VENDOR_INTSTVAL_SHIFT)) & SDHC_VENDOR_INTSTVAL_MASK)
#define SDHC_VENDOR_INTSTVAL SDHC_VENDOR_INTSTVAL_MASK
/*! @name MMCBOOT - MMC Boot register */
#define SDHC_MMCBOOT_DTOCVACK_MASK (0xFU)
#define SDHC_MMCBOOT_DTOCVACK_SHIFT (0U)
#define SDHC_MMCBOOT_DTOCVACK_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_MMCBOOT_DTOCVACK_SHIFT)) & SDHC_MMCBOOT_DTOCVACK_MASK)
#define SDHC_MMCBOOT_DTOCVACK SDHC_MMCBOOT_DTOCVACK_MASK
#define SDHC_MMCBOOT_BOOTACK_MASK (0x10U)
#define SDHC_MMCBOOT_BOOTACK_SHIFT (4U)
#define SDHC_MMCBOOT_BOOTACK_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_MMCBOOT_BOOTACK_SHIFT)) & SDHC_MMCBOOT_BOOTACK_MASK)
#define SDHC_MMCBOOT_BOOTACK SDHC_MMCBOOT_BOOTACK_MASK
#define SDHC_MMCBOOT_BOOTMODE_MASK (0x20U)
#define SDHC_MMCBOOT_BOOTMODE_SHIFT (5U)
#define SDHC_MMCBOOT_BOOTMODE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_MMCBOOT_BOOTMODE_SHIFT)) & SDHC_MMCBOOT_BOOTMODE_MASK)
#define SDHC_MMCBOOT_BOOTMODE SDHC_MMCBOOT_BOOTMODE_MASK
#define SDHC_MMCBOOT_BOOTEN_MASK (0x40U)
#define SDHC_MMCBOOT_BOOTEN_SHIFT (6U)
#define SDHC_MMCBOOT_BOOTEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_MMCBOOT_BOOTEN_SHIFT)) & SDHC_MMCBOOT_BOOTEN_MASK)
#define SDHC_MMCBOOT_BOOTEN SDHC_MMCBOOT_BOOTEN_MASK
#define SDHC_MMCBOOT_AUTOSABGEN_MASK (0x80U)
#define SDHC_MMCBOOT_AUTOSABGEN_SHIFT (7U)
#define SDHC_MMCBOOT_AUTOSABGEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_MMCBOOT_AUTOSABGEN_SHIFT)) & SDHC_MMCBOOT_AUTOSABGEN_MASK)
#define SDHC_MMCBOOT_AUTOSABGEN SDHC_MMCBOOT_AUTOSABGEN_MASK
#define SDHC_MMCBOOT_BOOTBLKCNT_MASK (0xFFFF0000U)
#define SDHC_MMCBOOT_BOOTBLKCNT_SHIFT (16U)
#define SDHC_MMCBOOT_BOOTBLKCNT_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_MMCBOOT_BOOTBLKCNT_SHIFT)) & SDHC_MMCBOOT_BOOTBLKCNT_MASK)
#define SDHC_MMCBOOT_BOOTBLKCNT SDHC_MMCBOOT_BOOTBLKCNT_MASK
/*! @name HOSTVER - Host Controller Version */
#define SDHC_HOSTVER_SVN_MASK (0xFFU)
#define SDHC_HOSTVER_SVN_SHIFT (0U)
#define SDHC_HOSTVER_SVN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_HOSTVER_SVN_SHIFT)) & SDHC_HOSTVER_SVN_MASK)
#define SDHC_HOSTVER_SVN SDHC_HOSTVER_SVN_MASK
#define SDHC_HOSTVER_VVN_MASK (0xFF00U)
#define SDHC_HOSTVER_VVN_SHIFT (8U)
#define SDHC_HOSTVER_VVN_SET(x) (((uint32_t)(((uint32_t)(x)) << SDHC_HOSTVER_VVN_SHIFT)) & SDHC_HOSTVER_VVN_MASK)
#define SDHC_HOSTVER_VVN SDHC_HOSTVER_VVN_MASK
/*!
* @}
*/ /* end of group SDHC_Register_Masks */
/* SDHC - Peripheral instance base addresses */
/** Peripheral SDHC base address */
#define SDHC_BASE (0x400B1000u)
/** Peripheral SDHC base pointer */
#define SDHC ((SDHC_TypeDef *)SDHC_BASE)
/** Array initializer of SDHC peripheral base addresses */
#define SDHC_BASE_ADDRS { SDHC_BASE }
/** Array initializer of SDHC peripheral base pointers */
#define SDHC_BASE_PTRS { SDHC }
/** Interrupt vectors for the SDHC peripheral type */
#define SDHC_IRQS { SDHC_IRQn }
/*!
* @}
*/ /* end of group SDHC_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- SDRAM Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup SDRAM_Peripheral_Access_Layer SDRAM Peripheral Access Layer
* @{
*/
/** SDRAM - Register Layout Typedef */
typedef struct {
uint8_t RESERVED_0[66];
__IO uint16_t CTRL; /**< Control Register, offset: 0x42 */
uint8_t RESERVED_1[4];
struct { /* offset: 0x48, array step: 0x8 */
__IO uint32_t AC; /**< Address and Control Register, array offset: 0x48, array step: 0x8 */
__IO uint32_t CM; /**< Control Mask, array offset: 0x4C, array step: 0x8 */
} BLOCK[2];
} SDRAM_TypeDef;
/* ----------------------------------------------------------------------------
-- SDRAM Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup SDRAM_Register_Masks SDRAM Register Masks
* @{
*/
/*! @name CTRL - Control Register */
#define SDRAM_CTRL_RC_MASK (0x1FFU)
#define SDRAM_CTRL_RC_SHIFT (0U)
#define SDRAM_CTRL_RC_SET(x) (((uint16_t)(((uint16_t)(x)) << SDRAM_CTRL_RC_SHIFT)) & SDRAM_CTRL_RC_MASK)
#define SDRAM_CTRL_RC SDRAM_CTRL_RC_MASK
#define SDRAM_CTRL_RTIM_MASK (0x600U)
#define SDRAM_CTRL_RTIM_SHIFT (9U)
#define SDRAM_CTRL_RTIM_SET(x) (((uint16_t)(((uint16_t)(x)) << SDRAM_CTRL_RTIM_SHIFT)) & SDRAM_CTRL_RTIM_MASK)
#define SDRAM_CTRL_RTIM SDRAM_CTRL_RTIM_MASK
#define SDRAM_CTRL_IS_MASK (0x800U)
#define SDRAM_CTRL_IS_SHIFT (11U)
#define SDRAM_CTRL_IS_SET(x) (((uint16_t)(((uint16_t)(x)) << SDRAM_CTRL_IS_SHIFT)) & SDRAM_CTRL_IS_MASK)
#define SDRAM_CTRL_IS SDRAM_CTRL_IS_MASK
/*! @name AC - Address and Control Register */
#define SDRAM_AC_IP_MASK (0x8U)
#define SDRAM_AC_IP_SHIFT (3U)
#define SDRAM_AC_IP_SET(x) (((uint32_t)(((uint32_t)(x)) << SDRAM_AC_IP_SHIFT)) & SDRAM_AC_IP_MASK)
#define SDRAM_AC_IP SDRAM_AC_IP_MASK
#define SDRAM_AC_PS_MASK (0x30U)
#define SDRAM_AC_PS_SHIFT (4U)
#define SDRAM_AC_PS_SET(x) (((uint32_t)(((uint32_t)(x)) << SDRAM_AC_PS_SHIFT)) & SDRAM_AC_PS_MASK)
#define SDRAM_AC_PS SDRAM_AC_PS_MASK
#define SDRAM_AC_IMRS_MASK (0x40U)
#define SDRAM_AC_IMRS_SHIFT (6U)
#define SDRAM_AC_IMRS_SET(x) (((uint32_t)(((uint32_t)(x)) << SDRAM_AC_IMRS_SHIFT)) & SDRAM_AC_IMRS_MASK)
#define SDRAM_AC_IMRS SDRAM_AC_IMRS_MASK
#define SDRAM_AC_CBM_MASK (0x700U)
#define SDRAM_AC_CBM_SHIFT (8U)
#define SDRAM_AC_CBM_SET(x) (((uint32_t)(((uint32_t)(x)) << SDRAM_AC_CBM_SHIFT)) & SDRAM_AC_CBM_MASK)
#define SDRAM_AC_CBM SDRAM_AC_CBM_MASK
#define SDRAM_AC_CASL_MASK (0x3000U)
#define SDRAM_AC_CASL_SHIFT (12U)
#define SDRAM_AC_CASL_SET(x) (((uint32_t)(((uint32_t)(x)) << SDRAM_AC_CASL_SHIFT)) & SDRAM_AC_CASL_MASK)
#define SDRAM_AC_CASL SDRAM_AC_CASL_MASK
#define SDRAM_AC_RE_MASK (0x8000U)
#define SDRAM_AC_RE_SHIFT (15U)
#define SDRAM_AC_RE_SET(x) (((uint32_t)(((uint32_t)(x)) << SDRAM_AC_RE_SHIFT)) & SDRAM_AC_RE_MASK)
#define SDRAM_AC_RE SDRAM_AC_RE_MASK
#define SDRAM_AC_BA_MASK (0xFFFC0000U)
#define SDRAM_AC_BA_SHIFT (18U)
#define SDRAM_AC_BA_SET(x) (((uint32_t)(((uint32_t)(x)) << SDRAM_AC_BA_SHIFT)) & SDRAM_AC_BA_MASK)
#define SDRAM_AC_BA SDRAM_AC_BA_MASK
/* The count of SDRAM_AC */
#define SDRAM_AC_COUNT (2U)
/*! @name CM - Control Mask */
#define SDRAM_CM_V_MASK (0x1U)
#define SDRAM_CM_V_SHIFT (0U)
#define SDRAM_CM_V_SET(x) (((uint32_t)(((uint32_t)(x)) << SDRAM_CM_V_SHIFT)) & SDRAM_CM_V_MASK)
#define SDRAM_CM_V SDRAM_CM_V_MASK
#define SDRAM_CM_WP_MASK (0x100U)
#define SDRAM_CM_WP_SHIFT (8U)
#define SDRAM_CM_WP_SET(x) (((uint32_t)(((uint32_t)(x)) << SDRAM_CM_WP_SHIFT)) & SDRAM_CM_WP_MASK)
#define SDRAM_CM_WP SDRAM_CM_WP_MASK
#define SDRAM_CM_BAM_MASK (0xFFFC0000U)
#define SDRAM_CM_BAM_SHIFT (18U)
#define SDRAM_CM_BAM_SET(x) (((uint32_t)(((uint32_t)(x)) << SDRAM_CM_BAM_SHIFT)) & SDRAM_CM_BAM_MASK)
#define SDRAM_CM_BAM SDRAM_CM_BAM_MASK
/* The count of SDRAM_CM */
#define SDRAM_CM_COUNT (2U)
/*!
* @}
*/ /* end of group SDRAM_Register_Masks */
/* SDRAM - Peripheral instance base addresses */
/** Peripheral SDRAM base address */
#define SDRAM_BASE (0x4000F000u)
/** Peripheral SDRAM base pointer */
#define SDRAM ((SDRAM_TypeDef *)SDRAM_BASE)
/** Array initializer of SDRAM peripheral base addresses */
#define SDRAM_BASE_ADDRS { SDRAM_BASE }
/** Array initializer of SDRAM peripheral base pointers */
#define SDRAM_BASE_PTRS { SDRAM }
/*!
* @}
*/ /* end of group SDRAM_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- SIM Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup SIM_Peripheral_Access_Layer SIM Peripheral Access Layer
* @{
*/
/** SIM - Register Layout Typedef */
typedef struct {
__IO uint32_t SOPT1; /**< System Options Register 1, offset: 0x0 */
__IO uint32_t SOPT1CFG; /**< SOPT1 Configuration Register, offset: 0x4 */
__IO uint32_t USBPHYCTL; /**< USB PHY Control Register, offset: 0x8 */
uint8_t RESERVED_0[4088];
__IO uint32_t SOPT2; /**< System Options Register 2, offset: 0x1004 */
uint8_t RESERVED_1[4];
__IO uint32_t SOPT4; /**< System Options Register 4, offset: 0x100C */
__IO uint32_t SOPT5; /**< System Options Register 5, offset: 0x1010 */
uint8_t RESERVED_2[4];
__IO uint32_t SOPT7; /**< System Options Register 7, offset: 0x1018 */
__IO uint32_t SOPT8; /**< System Options Register 8, offset: 0x101C */
__IO uint32_t SOPT9; /**< System Options Register 9, offset: 0x1020 */
__I uint32_t SDID; /**< System Device Identification Register, offset: 0x1024 */
__IO uint32_t SCGC1; /**< System Clock Gating Control Register 1, offset: 0x1028 */
__IO uint32_t SCGC2; /**< System Clock Gating Control Register 2, offset: 0x102C */
__IO uint32_t SCGC3; /**< System Clock Gating Control Register 3, offset: 0x1030 */
__IO uint32_t SCGC4; /**< System Clock Gating Control Register 4, offset: 0x1034 */
__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offset: 0x1038 */
__IO uint32_t SCGC6; /**< System Clock Gating Control Register 6, offset: 0x103C */
__IO uint32_t SCGC7; /**< System Clock Gating Control Register 7, offset: 0x1040 */
__IO uint32_t CLKDIV1; /**< System Clock Divider Register 1, offset: 0x1044 */
__IO uint32_t CLKDIV2; /**< System Clock Divider Register 2, offset: 0x1048 */
__IO uint32_t FCFG1; /**< Flash Configuration Register 1, offset: 0x104C */
__I uint32_t FCFG2; /**< Flash Configuration Register 2, offset: 0x1050 */
__I uint32_t UIDH; /**< Unique Identification Register High, offset: 0x1054 */
__I uint32_t UIDMH; /**< Unique Identification Register Mid-High, offset: 0x1058 */
__I uint32_t UIDML; /**< Unique Identification Register Mid Low, offset: 0x105C */
__I uint32_t UIDL; /**< Unique Identification Register Low, offset: 0x1060 */
__IO uint32_t CLKDIV3; /**< System Clock Divider Register 3, offset: 0x1064 */
__IO uint32_t CLKDIV4; /**< System Clock Divider Register 4, offset: 0x1068 */
} SIM_TypeDef;
/* ----------------------------------------------------------------------------
-- SIM Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup SIM_Register_Masks SIM Register Masks
* @{
*/
/*! @name SOPT1 - System Options Register 1 */
#define SIM_SOPT1_RAMSIZE_MASK (0xF000U)
#define SIM_SOPT1_RAMSIZE_SHIFT (12U)
#define SIM_SOPT1_RAMSIZE_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT1_RAMSIZE_SHIFT)) & SIM_SOPT1_RAMSIZE_MASK)
#define SIM_SOPT1_RAMSIZE SIM_SOPT1_RAMSIZE_MASK
#define SIM_SOPT1_OSC32KSEL_MASK (0xC0000U)
#define SIM_SOPT1_OSC32KSEL_SHIFT (18U)
#define SIM_SOPT1_OSC32KSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT1_OSC32KSEL_SHIFT)) & SIM_SOPT1_OSC32KSEL_MASK)
#define SIM_SOPT1_OSC32KSEL SIM_SOPT1_OSC32KSEL_MASK
#define SIM_SOPT1_USBVSTBY_MASK (0x20000000U)
#define SIM_SOPT1_USBVSTBY_SHIFT (29U)
#define SIM_SOPT1_USBVSTBY_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT1_USBVSTBY_SHIFT)) & SIM_SOPT1_USBVSTBY_MASK)
#define SIM_SOPT1_USBVSTBY SIM_SOPT1_USBVSTBY_MASK
#define SIM_SOPT1_USBSSTBY_MASK (0x40000000U)
#define SIM_SOPT1_USBSSTBY_SHIFT (30U)
#define SIM_SOPT1_USBSSTBY_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT1_USBSSTBY_SHIFT)) & SIM_SOPT1_USBSSTBY_MASK)
#define SIM_SOPT1_USBSSTBY SIM_SOPT1_USBSSTBY_MASK
#define SIM_SOPT1_USBREGEN_MASK (0x80000000U)
#define SIM_SOPT1_USBREGEN_SHIFT (31U)
#define SIM_SOPT1_USBREGEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT1_USBREGEN_SHIFT)) & SIM_SOPT1_USBREGEN_MASK)
#define SIM_SOPT1_USBREGEN SIM_SOPT1_USBREGEN_SET(1)
/*! @name SOPT1CFG - SOPT1 Configuration Register */
#define SIM_SOPT1CFG_URWE_MASK (0x1000000U)
#define SIM_SOPT1CFG_URWE_SHIFT (24U)
#define SIM_SOPT1CFG_URWE_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT1CFG_URWE_SHIFT)) & SIM_SOPT1CFG_URWE_MASK)
#define SIM_SOPT1CFG_URWE SIM_SOPT1CFG_URWE_MASK
#define SIM_SOPT1CFG_UVSWE_MASK (0x2000000U)
#define SIM_SOPT1CFG_UVSWE_SHIFT (25U)
#define SIM_SOPT1CFG_UVSWE_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT1CFG_UVSWE_SHIFT)) & SIM_SOPT1CFG_UVSWE_MASK)
#define SIM_SOPT1CFG_UVSWE SIM_SOPT1CFG_UVSWE_MASK
#define SIM_SOPT1CFG_USSWE_MASK (0x4000000U)
#define SIM_SOPT1CFG_USSWE_SHIFT (26U)
#define SIM_SOPT1CFG_USSWE_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT1CFG_USSWE_SHIFT)) & SIM_SOPT1CFG_USSWE_MASK)
#define SIM_SOPT1CFG_USSWE SIM_SOPT1CFG_USSWE_MASK
/*! @name USBPHYCTL - USB PHY Control Register */
#define SIM_USBPHYCTL_USBVREGSEL_MASK (0x100U)
#define SIM_USBPHYCTL_USBVREGSEL_SHIFT (8U)
#define SIM_USBPHYCTL_USBVREGSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_USBPHYCTL_USBVREGSEL_SHIFT)) & SIM_USBPHYCTL_USBVREGSEL_MASK)
#define SIM_USBPHYCTL_USBVREGSEL SIM_USBPHYCTL_USBVREGSEL_MASK
#define SIM_USBPHYCTL_USBVREGPD_MASK (0x200U)
#define SIM_USBPHYCTL_USBVREGPD_SHIFT (9U)
#define SIM_USBPHYCTL_USBVREGPD_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_USBPHYCTL_USBVREGPD_SHIFT)) & SIM_USBPHYCTL_USBVREGPD_MASK)
#define SIM_USBPHYCTL_USBVREGPD SIM_USBPHYCTL_USBVREGPD_MASK
#define SIM_USBPHYCTL_USB3VOUTTRG_MASK (0x700000U)
#define SIM_USBPHYCTL_USB3VOUTTRG_SHIFT (20U)
#define SIM_USBPHYCTL_USB3VOUTTRG_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_USBPHYCTL_USB3VOUTTRG_SHIFT)) & SIM_USBPHYCTL_USB3VOUTTRG_MASK)
#define SIM_USBPHYCTL_USB3VOUTTRG SIM_USBPHYCTL_USB3VOUTTRG_MASK
#define SIM_USBPHYCTL_USBDISILIM_MASK (0x800000U)
#define SIM_USBPHYCTL_USBDISILIM_SHIFT (23U)
#define SIM_USBPHYCTL_USBDISILIM_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_USBPHYCTL_USBDISILIM_SHIFT)) & SIM_USBPHYCTL_USBDISILIM_MASK)
#define SIM_USBPHYCTL_USBDISILIM SIM_USBPHYCTL_USBDISILIM_SET(1)
/*! @name SOPT2 - System Options Register 2 */
#define SIM_SOPT2_USBSLSRC_MASK (0x1U)
#define SIM_SOPT2_USBSLSRC_SHIFT (0U)
#define SIM_SOPT2_USBSLSRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT2_USBSLSRC_SHIFT)) & SIM_SOPT2_USBSLSRC_MASK)
#define SIM_SOPT2_USBSLSRC SIM_SOPT2_USBSLSRC_MASK
#define SIM_SOPT2_USBREGEN_MASK (0x2U)
#define SIM_SOPT2_USBREGEN_SHIFT (1U)
#define SIM_SOPT2_USBREGEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT2_USBREGEN_SHIFT)) & SIM_SOPT2_USBREGEN_MASK)
#define SIM_SOPT2_USBREGEN SIM_SOPT2_USBREGEN_SET(1)
#define SIM_SOPT2_RTCCLKOUTSEL_MASK (0x10U)
#define SIM_SOPT2_RTCCLKOUTSEL_SHIFT (4U)
#define SIM_SOPT2_RTCCLKOUTSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT2_RTCCLKOUTSEL_SHIFT)) & SIM_SOPT2_RTCCLKOUTSEL_MASK)
#define SIM_SOPT2_RTCCLKOUTSEL SIM_SOPT2_RTCCLKOUTSEL_MASK
#define SIM_SOPT2_CLKOUTSEL_MASK (0xE0U)
#define SIM_SOPT2_CLKOUTSEL_SHIFT (5U)
#define SIM_SOPT2_CLKOUTSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT2_CLKOUTSEL_SHIFT)) & SIM_SOPT2_CLKOUTSEL_MASK)
#define SIM_SOPT2_CLKOUTSEL SIM_SOPT2_CLKOUTSEL_MASK
#define SIM_SOPT2_FBSL_MASK (0x300U)
#define SIM_SOPT2_FBSL_SHIFT (8U)
#define SIM_SOPT2_FBSL_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT2_FBSL_SHIFT)) & SIM_SOPT2_FBSL_MASK)
#define SIM_SOPT2_FBSL SIM_SOPT2_FBSL_MASK
#define SIM_SOPT2_TRACECLKSEL_MASK (0x1000U)
#define SIM_SOPT2_TRACECLKSEL_SHIFT (12U)
#define SIM_SOPT2_TRACECLKSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT2_TRACECLKSEL_SHIFT)) & SIM_SOPT2_TRACECLKSEL_MASK)
#define SIM_SOPT2_TRACECLKSEL SIM_SOPT2_TRACECLKSEL_MASK
#define SIM_SOPT2_PLLFLLSEL_MASK (0x30000U)
#define SIM_SOPT2_PLLFLLSEL_SHIFT (16U)
#define SIM_SOPT2_PLLFLLSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT2_PLLFLLSEL_SHIFT)) & SIM_SOPT2_PLLFLLSEL_MASK)
#define SIM_SOPT2_PLLFLLSEL SIM_SOPT2_PLLFLLSEL_SET(1)
#define SIM_SOPT2_USBSRC_MASK (0x40000U)
#define SIM_SOPT2_USBSRC_SHIFT (18U)
#define SIM_SOPT2_USBSRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT2_USBSRC_SHIFT)) & SIM_SOPT2_USBSRC_MASK)
#define SIM_SOPT2_USBSRC SIM_SOPT2_USBSRC_SET(1)
#define SIM_SOPT2_RMIISRC_MASK (0x80000U)
#define SIM_SOPT2_RMIISRC_SHIFT (19U)
#define SIM_SOPT2_RMIISRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT2_RMIISRC_SHIFT)) & SIM_SOPT2_RMIISRC_MASK)
#define SIM_SOPT2_RMIISRC SIM_SOPT2_RMIISRC_MASK
#define SIM_SOPT2_TIMESRC_MASK (0x300000U)
#define SIM_SOPT2_TIMESRC_SHIFT (20U)
#define SIM_SOPT2_TIMESRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT2_TIMESRC_SHIFT)) & SIM_SOPT2_TIMESRC_MASK)
#define SIM_SOPT2_TIMESRC SIM_SOPT2_TIMESRC_MASK
#define SIM_SOPT2_TPMSRC_MASK (0x3000000U)
#define SIM_SOPT2_TPMSRC_SHIFT (24U)
#define SIM_SOPT2_TPMSRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT2_TPMSRC_SHIFT)) & SIM_SOPT2_TPMSRC_MASK)
#define SIM_SOPT2_TPMSRC SIM_SOPT2_TPMSRC_MASK
#define SIM_SOPT2_LPUARTSRC_MASK (0xC000000U)
#define SIM_SOPT2_LPUARTSRC_SHIFT (26U)
#define SIM_SOPT2_LPUARTSRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT2_LPUARTSRC_SHIFT)) & SIM_SOPT2_LPUARTSRC_MASK)
#define SIM_SOPT2_LPUARTSRC SIM_SOPT2_LPUARTSRC_MASK
#define SIM_SOPT2_SDHCSRC_MASK (0x30000000U)
#define SIM_SOPT2_SDHCSRC_SHIFT (28U)
#define SIM_SOPT2_SDHCSRC(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT2_SDHCSRC_SHIFT)) & SIM_SOPT2_SDHCSRC_MASK)
/*! @name SOPT4 - System Options Register 4 */
#define SIM_SOPT4_FTM0FLT0_MASK (0x1U)
#define SIM_SOPT4_FTM0FLT0_SHIFT (0U)
#define SIM_SOPT4_FTM0FLT0_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM0FLT0_SHIFT)) & SIM_SOPT4_FTM0FLT0_MASK)
#define SIM_SOPT4_FTM0FLT0 SIM_SOPT4_FTM0FLT0_MASK
#define SIM_SOPT4_FTM0FLT1_MASK (0x2U)
#define SIM_SOPT4_FTM0FLT1_SHIFT (1U)
#define SIM_SOPT4_FTM0FLT1_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM0FLT1_SHIFT)) & SIM_SOPT4_FTM0FLT1_MASK)
#define SIM_SOPT4_FTM0FLT1 SIM_SOPT4_FTM0FLT1_MASK
#define SIM_SOPT4_FTM0FLT2_MASK (0x4U)
#define SIM_SOPT4_FTM0FLT2_SHIFT (2U)
#define SIM_SOPT4_FTM0FLT2_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM0FLT2_SHIFT)) & SIM_SOPT4_FTM0FLT2_MASK)
#define SIM_SOPT4_FTM0FLT2 SIM_SOPT4_FTM0FLT2_MASK
#define SIM_SOPT4_FTM0FLT3_MASK (0x8U)
#define SIM_SOPT4_FTM0FLT3_SHIFT (3U)
#define SIM_SOPT4_FTM0FLT3_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM0FLT3_SHIFT)) & SIM_SOPT4_FTM0FLT3_MASK)
#define SIM_SOPT4_FTM0FLT3 SIM_SOPT4_FTM0FLT3_MASK
#define SIM_SOPT4_FTM1FLT0_MASK (0x10U)
#define SIM_SOPT4_FTM1FLT0_SHIFT (4U)
#define SIM_SOPT4_FTM1FLT0_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM1FLT0_SHIFT)) & SIM_SOPT4_FTM1FLT0_MASK)
#define SIM_SOPT4_FTM1FLT0 SIM_SOPT4_FTM1FLT0_MASK
#define SIM_SOPT4_FTM2FLT0_MASK (0x100U)
#define SIM_SOPT4_FTM2FLT0_SHIFT (8U)
#define SIM_SOPT4_FTM2FLT0_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM2FLT0_SHIFT)) & SIM_SOPT4_FTM2FLT0_MASK)
#define SIM_SOPT4_FTM2FLT0 SIM_SOPT4_FTM2FLT0_MASK
#define SIM_SOPT4_FTM3FLT0_MASK (0x1000U)
#define SIM_SOPT4_FTM3FLT0_SHIFT (12U)
#define SIM_SOPT4_FTM3FLT0_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM3FLT0_SHIFT)) & SIM_SOPT4_FTM3FLT0_MASK)
#define SIM_SOPT4_FTM3FLT0 SIM_SOPT4_FTM3FLT0_MASK
#define SIM_SOPT4_FTM1CH0SRC_MASK (0xC0000U)
#define SIM_SOPT4_FTM1CH0SRC_SHIFT (18U)
#define SIM_SOPT4_FTM1CH0SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM1CH0SRC_SHIFT)) & SIM_SOPT4_FTM1CH0SRC_MASK)
#define SIM_SOPT4_FTM1CH0SRC SIM_SOPT4_FTM1CH0SRC_MASK
#define SIM_SOPT4_FTM2CH0SRC_MASK (0x300000U)
#define SIM_SOPT4_FTM2CH0SRC_SHIFT (20U)
#define SIM_SOPT4_FTM2CH0SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM2CH0SRC_SHIFT)) & SIM_SOPT4_FTM2CH0SRC_MASK)
#define SIM_SOPT4_FTM2CH0SRC SIM_SOPT4_FTM2CH0SRC_MASK
#define SIM_SOPT4_FTM2CH1SRC_MASK (0x400000U)
#define SIM_SOPT4_FTM2CH1SRC_SHIFT (22U)
#define SIM_SOPT4_FTM2CH1SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM2CH1SRC_SHIFT)) & SIM_SOPT4_FTM2CH1SRC_MASK)
#define SIM_SOPT4_FTM2CH1SRC SIM_SOPT4_FTM2CH1SRC_MASK
#define SIM_SOPT4_FTM0CLKSEL_MASK (0x1000000U)
#define SIM_SOPT4_FTM0CLKSEL_SHIFT (24U)
#define SIM_SOPT4_FTM0CLKSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM0CLKSEL_SHIFT)) & SIM_SOPT4_FTM0CLKSEL_MASK)
#define SIM_SOPT4_FTM0CLKSEL SIM_SOPT4_FTM0CLKSEL_MASK
#define SIM_SOPT4_FTM1CLKSEL_MASK (0x2000000U)
#define SIM_SOPT4_FTM1CLKSEL_SHIFT (25U)
#define SIM_SOPT4_FTM1CLKSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM1CLKSEL_SHIFT)) & SIM_SOPT4_FTM1CLKSEL_MASK)
#define SIM_SOPT4_FTM1CLKSEL SIM_SOPT4_FTM1CLKSEL_MASK
#define SIM_SOPT4_FTM2CLKSEL_MASK (0x4000000U)
#define SIM_SOPT4_FTM2CLKSEL_SHIFT (26U)
#define SIM_SOPT4_FTM2CLKSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM2CLKSEL_SHIFT)) & SIM_SOPT4_FTM2CLKSEL_MASK)
#define SIM_SOPT4_FTM2CLKSEL SIM_SOPT4_FTM2CLKSEL_MASK
#define SIM_SOPT4_FTM3CLKSEL_MASK (0x8000000U)
#define SIM_SOPT4_FTM3CLKSEL_SHIFT (27U)
#define SIM_SOPT4_FTM3CLKSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM3CLKSEL_SHIFT)) & SIM_SOPT4_FTM3CLKSEL_MASK)
#define SIM_SOPT4_FTM3CLKSEL SIM_SOPT4_FTM3CLKSEL_MASK
#define SIM_SOPT4_FTM0TRG0SRC_MASK (0x10000000U)
#define SIM_SOPT4_FTM0TRG0SRC_SHIFT (28U)
#define SIM_SOPT4_FTM0TRG0SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM0TRG0SRC_SHIFT)) & SIM_SOPT4_FTM0TRG0SRC_MASK)
#define SIM_SOPT4_FTM0TRG0SRC SIM_SOPT4_FTM0TRG0SRC_MASK
#define SIM_SOPT4_FTM0TRG1SRC_MASK (0x20000000U)
#define SIM_SOPT4_FTM0TRG1SRC_SHIFT (29U)
#define SIM_SOPT4_FTM0TRG1SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM0TRG1SRC_SHIFT)) & SIM_SOPT4_FTM0TRG1SRC_MASK)
#define SIM_SOPT4_FTM0TRG1SRC SIM_SOPT4_FTM0TRG1SRC_MASK
#define SIM_SOPT4_FTM3TRG0SRC_MASK (0x40000000U)
#define SIM_SOPT4_FTM3TRG0SRC_SHIFT (30U)
#define SIM_SOPT4_FTM3TRG0SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM3TRG0SRC_SHIFT)) & SIM_SOPT4_FTM3TRG0SRC_MASK)
#define SIM_SOPT4_FTM3TRG0SRC SIM_SOPT4_FTM3TRG0SRC_MASK
#define SIM_SOPT4_FTM3TRG1SRC_MASK (0x80000000U)
#define SIM_SOPT4_FTM3TRG1SRC_SHIFT (31U)
#define SIM_SOPT4_FTM3TRG1SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT4_FTM3TRG1SRC_SHIFT)) & SIM_SOPT4_FTM3TRG1SRC_MASK)
#define SIM_SOPT4_FTM3TRG1SRC SIM_SOPT4_FTM3TRG1SRC_MASK
/*! @name SOPT5 - System Options Register 5 */
#define SIM_SOPT5_UART0TXSRC_MASK (0x3U)
#define SIM_SOPT5_UART0TXSRC_SHIFT (0U)
#define SIM_SOPT5_UART0TXSRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT5_UART0TXSRC_SHIFT)) & SIM_SOPT5_UART0TXSRC_MASK)
#define SIM_SOPT5_UART0TXSRC SIM_SOPT5_UART0TXSRC_MASK
#define SIM_SOPT5_UART0RXSRC_MASK (0xCU)
#define SIM_SOPT5_UART0RXSRC_SHIFT (2U)
#define SIM_SOPT5_UART0RXSRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT5_UART0RXSRC_SHIFT)) & SIM_SOPT5_UART0RXSRC_MASK)
#define SIM_SOPT5_UART0RXSRC SIM_SOPT5_UART0RXSRC_MASK
#define SIM_SOPT5_UART1TXSRC_MASK (0x30U)
#define SIM_SOPT5_UART1TXSRC_SHIFT (4U)
#define SIM_SOPT5_UART1TXSRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT5_UART1TXSRC_SHIFT)) & SIM_SOPT5_UART1TXSRC_MASK)
#define SIM_SOPT5_UART1TXSRC SIM_SOPT5_UART1TXSRC_MASK
#define SIM_SOPT5_UART1RXSRC_MASK (0xC0U)
#define SIM_SOPT5_UART1RXSRC_SHIFT (6U)
#define SIM_SOPT5_UART1RXSRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT5_UART1RXSRC_SHIFT)) & SIM_SOPT5_UART1RXSRC_MASK)
#define SIM_SOPT5_UART1RXSRC SIM_SOPT5_UART1RXSRC_MASK
#define SIM_SOPT5_LPUART0TXSRC_MASK (0x30000U)
#define SIM_SOPT5_LPUART0TXSRC_SHIFT (16U)
#define SIM_SOPT5_LPUART0TXSRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT5_LPUART0TXSRC_SHIFT)) & SIM_SOPT5_LPUART0TXSRC_MASK)
#define SIM_SOPT5_LPUART0TXSRC SIM_SOPT5_LPUART0TXSRC_MASK
#define SIM_SOPT5_LPUART0RXSRC_MASK (0xC0000U)
#define SIM_SOPT5_LPUART0RXSRC_SHIFT (18U)
#define SIM_SOPT5_LPUART0RXSRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT5_LPUART0RXSRC_SHIFT)) & SIM_SOPT5_LPUART0RXSRC_MASK)
#define SIM_SOPT5_LPUART0RXSRC SIM_SOPT5_LPUART0RXSRC_MASK
/*! @name SOPT7 - System Options Register 7 */
#define SIM_SOPT7_ADC0TRGSEL_MASK (0xFU)
#define SIM_SOPT7_ADC0TRGSEL_SHIFT (0U)
#define SIM_SOPT7_ADC0TRGSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT7_ADC0TRGSEL_SHIFT)) & SIM_SOPT7_ADC0TRGSEL_MASK)
#define SIM_SOPT7_ADC0TRGSEL SIM_SOPT7_ADC0TRGSEL_MASK
#define SIM_SOPT7_ADC0PRETRGSEL_MASK (0x10U)
#define SIM_SOPT7_ADC0PRETRGSEL_SHIFT (4U)
#define SIM_SOPT7_ADC0PRETRGSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT7_ADC0PRETRGSEL_SHIFT)) & SIM_SOPT7_ADC0PRETRGSEL_MASK)
#define SIM_SOPT7_ADC0PRETRGSEL SIM_SOPT7_ADC0PRETRGSEL_MASK
#define SIM_SOPT7_ADC0ALTTRGEN_MASK (0x80U)
#define SIM_SOPT7_ADC0ALTTRGEN_SHIFT (7U)
#define SIM_SOPT7_ADC0ALTTRGEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT7_ADC0ALTTRGEN_SHIFT)) & SIM_SOPT7_ADC0ALTTRGEN_MASK)
#define SIM_SOPT7_ADC0ALTTRGEN SIM_SOPT7_ADC0ALTTRGEN_MASK
#define SIM_SOPT7_ADC1TRGSEL_MASK (0xF00U)
#define SIM_SOPT7_ADC1TRGSEL_SHIFT (8U)
#define SIM_SOPT7_ADC1TRGSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT7_ADC1TRGSEL_SHIFT)) & SIM_SOPT7_ADC1TRGSEL_MASK)
#define SIM_SOPT7_ADC1TRGSEL SIM_SOPT7_ADC1TRGSEL_MASK
#define SIM_SOPT7_ADC1PRETRGSEL_MASK (0x1000U)
#define SIM_SOPT7_ADC1PRETRGSEL_SHIFT (12U)
#define SIM_SOPT7_ADC1PRETRGSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT7_ADC1PRETRGSEL_SHIFT)) & SIM_SOPT7_ADC1PRETRGSEL_MASK)
#define SIM_SOPT7_ADC1PRETRGSEL SIM_SOPT7_ADC1PRETRGSEL_MASK
#define SIM_SOPT7_ADC1ALTTRGEN_MASK (0x8000U)
#define SIM_SOPT7_ADC1ALTTRGEN_SHIFT (15U)
#define SIM_SOPT7_ADC1ALTTRGEN_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT7_ADC1ALTTRGEN_SHIFT)) & SIM_SOPT7_ADC1ALTTRGEN_MASK)
#define SIM_SOPT7_ADC1ALTTRGEN SIM_SOPT7_ADC1ALTTRGEN_MASK
/*! @name SOPT8 - System Options Register 8 */
#define SIM_SOPT8_FTM0SYNCBIT_MASK (0x1U)
#define SIM_SOPT8_FTM0SYNCBIT_SHIFT (0U)
#define SIM_SOPT8_FTM0SYNCBIT_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM0SYNCBIT_SHIFT)) & SIM_SOPT8_FTM0SYNCBIT_MASK)
#define SIM_SOPT8_FTM0SYNCBIT SIM_SOPT8_FTM0SYNCBIT_MASK
#define SIM_SOPT8_FTM1SYNCBIT_MASK (0x2U)
#define SIM_SOPT8_FTM1SYNCBIT_SHIFT (1U)
#define SIM_SOPT8_FTM1SYNCBIT_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM1SYNCBIT_SHIFT)) & SIM_SOPT8_FTM1SYNCBIT_MASK)
#define SIM_SOPT8_FTM1SYNCBIT SIM_SOPT8_FTM1SYNCBIT_MASK
#define SIM_SOPT8_FTM2SYNCBIT_MASK (0x4U)
#define SIM_SOPT8_FTM2SYNCBIT_SHIFT (2U)
#define SIM_SOPT8_FTM2SYNCBIT_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM2SYNCBIT_SHIFT)) & SIM_SOPT8_FTM2SYNCBIT_MASK)
#define SIM_SOPT8_FTM2SYNCBIT SIM_SOPT8_FTM2SYNCBIT_MASK
#define SIM_SOPT8_FTM3SYNCBIT_MASK (0x8U)
#define SIM_SOPT8_FTM3SYNCBIT_SHIFT (3U)
#define SIM_SOPT8_FTM3SYNCBIT_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM3SYNCBIT_SHIFT)) & SIM_SOPT8_FTM3SYNCBIT_MASK)
#define SIM_SOPT8_FTM3SYNCBIT SIM_SOPT8_FTM3SYNCBIT_MASK
#define SIM_SOPT8_FTM0OCH0SRC_MASK (0x10000U)
#define SIM_SOPT8_FTM0OCH0SRC_SHIFT (16U)
#define SIM_SOPT8_FTM0OCH0SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM0OCH0SRC_SHIFT)) & SIM_SOPT8_FTM0OCH0SRC_MASK)
#define SIM_SOPT8_FTM0OCH0SRC SIM_SOPT8_FTM0OCH0SRC_MASK
#define SIM_SOPT8_FTM0OCH1SRC_MASK (0x20000U)
#define SIM_SOPT8_FTM0OCH1SRC_SHIFT (17U)
#define SIM_SOPT8_FTM0OCH1SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM0OCH1SRC_SHIFT)) & SIM_SOPT8_FTM0OCH1SRC_MASK)
#define SIM_SOPT8_FTM0OCH1SRC SIM_SOPT8_FTM0OCH1SRC_MASK
#define SIM_SOPT8_FTM0OCH2SRC_MASK (0x40000U)
#define SIM_SOPT8_FTM0OCH2SRC_SHIFT (18U)
#define SIM_SOPT8_FTM0OCH2SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM0OCH2SRC_SHIFT)) & SIM_SOPT8_FTM0OCH2SRC_MASK)
#define SIM_SOPT8_FTM0OCH2SRC SIM_SOPT8_FTM0OCH2SRC_MASK
#define SIM_SOPT8_FTM0OCH3SRC_MASK (0x80000U)
#define SIM_SOPT8_FTM0OCH3SRC_SHIFT (19U)
#define SIM_SOPT8_FTM0OCH3SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM0OCH3SRC_SHIFT)) & SIM_SOPT8_FTM0OCH3SRC_MASK)
#define SIM_SOPT8_FTM0OCH3SRC SIM_SOPT8_FTM0OCH3SRC_MASK
#define SIM_SOPT8_FTM0OCH4SRC_MASK (0x100000U)
#define SIM_SOPT8_FTM0OCH4SRC_SHIFT (20U)
#define SIM_SOPT8_FTM0OCH4SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM0OCH4SRC_SHIFT)) & SIM_SOPT8_FTM0OCH4SRC_MASK)
#define SIM_SOPT8_FTM0OCH4SRC SIM_SOPT8_FTM0OCH4SRC_MASK
#define SIM_SOPT8_FTM0OCH5SRC_MASK (0x200000U)
#define SIM_SOPT8_FTM0OCH5SRC_SHIFT (21U)
#define SIM_SOPT8_FTM0OCH5SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM0OCH5SRC_SHIFT)) & SIM_SOPT8_FTM0OCH5SRC_MASK)
#define SIM_SOPT8_FTM0OCH5SRC SIM_SOPT8_FTM0OCH5SRC_MASK
#define SIM_SOPT8_FTM0OCH6SRC_MASK (0x400000U)
#define SIM_SOPT8_FTM0OCH6SRC_SHIFT (22U)
#define SIM_SOPT8_FTM0OCH6SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM0OCH6SRC_SHIFT)) & SIM_SOPT8_FTM0OCH6SRC_MASK)
#define SIM_SOPT8_FTM0OCH6SRC SIM_SOPT8_FTM0OCH6SRC_MASK
#define SIM_SOPT8_FTM0OCH7SRC_MASK (0x800000U)
#define SIM_SOPT8_FTM0OCH7SRC_SHIFT (23U)
#define SIM_SOPT8_FTM0OCH7SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM0OCH7SRC_SHIFT)) & SIM_SOPT8_FTM0OCH7SRC_MASK)
#define SIM_SOPT8_FTM0OCH7SRC SIM_SOPT8_FTM0OCH7SRC_MASK
#define SIM_SOPT8_FTM3OCH0SRC_MASK (0x1000000U)
#define SIM_SOPT8_FTM3OCH0SRC_SHIFT (24U)
#define SIM_SOPT8_FTM3OCH0SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM3OCH0SRC_SHIFT)) & SIM_SOPT8_FTM3OCH0SRC_MASK)
#define SIM_SOPT8_FTM3OCH0SRC SIM_SOPT8_FTM3OCH0SRC_MASK
#define SIM_SOPT8_FTM3OCH1SRC_MASK (0x2000000U)
#define SIM_SOPT8_FTM3OCH1SRC_SHIFT (25U)
#define SIM_SOPT8_FTM3OCH1SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM3OCH1SRC_SHIFT)) & SIM_SOPT8_FTM3OCH1SRC_MASK)
#define SIM_SOPT8_FTM3OCH1SRC SIM_SOPT8_FTM3OCH1SRC_MASK
#define SIM_SOPT8_FTM3OCH2SRC_MASK (0x4000000U)
#define SIM_SOPT8_FTM3OCH2SRC_SHIFT (26U)
#define SIM_SOPT8_FTM3OCH2SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM3OCH2SRC_SHIFT)) & SIM_SOPT8_FTM3OCH2SRC_MASK)
#define SIM_SOPT8_FTM3OCH2SRC SIM_SOPT8_FTM3OCH2SRC_MASK
#define SIM_SOPT8_FTM3OCH3SRC_MASK (0x8000000U)
#define SIM_SOPT8_FTM3OCH3SRC_SHIFT (27U)
#define SIM_SOPT8_FTM3OCH3SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM3OCH3SRC_SHIFT)) & SIM_SOPT8_FTM3OCH3SRC_MASK)
#define SIM_SOPT8_FTM3OCH3SRC SIM_SOPT8_FTM3OCH3SRC_MASK
#define SIM_SOPT8_FTM3OCH4SRC_MASK (0x10000000U)
#define SIM_SOPT8_FTM3OCH4SRC_SHIFT (28U)
#define SIM_SOPT8_FTM3OCH4SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM3OCH4SRC_SHIFT)) & SIM_SOPT8_FTM3OCH4SRC_MASK)
#define SIM_SOPT8_FTM3OCH4SRC SIM_SOPT8_FTM3OCH4SRC_MASK
#define SIM_SOPT8_FTM3OCH5SRC_MASK (0x20000000U)
#define SIM_SOPT8_FTM3OCH5SRC_SHIFT (29U)
#define SIM_SOPT8_FTM3OCH5SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM3OCH5SRC_SHIFT)) & SIM_SOPT8_FTM3OCH5SRC_MASK)
#define SIM_SOPT8_FTM3OCH5SRC SIM_SOPT8_FTM3OCH5SRC_MASK
#define SIM_SOPT8_FTM3OCH6SRC_MASK (0x40000000U)
#define SIM_SOPT8_FTM3OCH6SRC_SHIFT (30U)
#define SIM_SOPT8_FTM3OCH6SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM3OCH6SRC_SHIFT)) & SIM_SOPT8_FTM3OCH6SRC_MASK)
#define SIM_SOPT8_FTM3OCH6SRC SIM_SOPT8_FTM3OCH6SRC_MASK
#define SIM_SOPT8_FTM3OCH7SRC_MASK (0x80000000U)
#define SIM_SOPT8_FTM3OCH7SRC_SHIFT (31U)
#define SIM_SOPT8_FTM3OCH7SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT8_FTM3OCH7SRC_SHIFT)) & SIM_SOPT8_FTM3OCH7SRC_MASK)
#define SIM_SOPT8_FTM3OCH7SRC SIM_SOPT8_FTM3OCH7SRC_MASK
/*! @name SOPT9 - System Options Register 9 */
#define SIM_SOPT9_TPM1CH0SRC_MASK (0xC0000U)
#define SIM_SOPT9_TPM1CH0SRC_SHIFT (18U)
#define SIM_SOPT9_TPM1CH0SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT9_TPM1CH0SRC_SHIFT)) & SIM_SOPT9_TPM1CH0SRC_MASK)
#define SIM_SOPT9_TPM1CH0SRC SIM_SOPT9_TPM1CH0SRC_MASK
#define SIM_SOPT9_TPM2CH0SRC_MASK (0x300000U)
#define SIM_SOPT9_TPM2CH0SRC_SHIFT (20U)
#define SIM_SOPT9_TPM2CH0SRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT9_TPM2CH0SRC_SHIFT)) & SIM_SOPT9_TPM2CH0SRC_MASK)
#define SIM_SOPT9_TPM2CH0SRC SIM_SOPT9_TPM2CH0SRC_MASK
#define SIM_SOPT9_TPM1CLKSEL_MASK (0x2000000U)
#define SIM_SOPT9_TPM1CLKSEL_SHIFT (25U)
#define SIM_SOPT9_TPM1CLKSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT9_TPM1CLKSEL_SHIFT)) & SIM_SOPT9_TPM1CLKSEL_MASK)
#define SIM_SOPT9_TPM1CLKSEL SIM_SOPT9_TPM1CLKSEL_MASK
#define SIM_SOPT9_TPM2CLKSEL_MASK (0x4000000U)
#define SIM_SOPT9_TPM2CLKSEL_SHIFT (26U)
#define SIM_SOPT9_TPM2CLKSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SOPT9_TPM2CLKSEL_SHIFT)) & SIM_SOPT9_TPM2CLKSEL_MASK)
#define SIM_SOPT9_TPM2CLKSEL SIM_SOPT9_TPM2CLKSEL_MASK
/*! @name SDID - System Device Identification Register */
#define SIM_SDID_PINID_MASK (0xFU)
#define SIM_SDID_PINID_SHIFT (0U)
#define SIM_SDID_PINID_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SDID_PINID_SHIFT)) & SIM_SDID_PINID_MASK)
#define SIM_SDID_PINID SIM_SDID_PINID_MASK
#define SIM_SDID_FAMID_MASK (0x70U)
#define SIM_SDID_FAMID_SHIFT (4U)
#define SIM_SDID_FAMID_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SDID_FAMID_SHIFT)) & SIM_SDID_FAMID_MASK)
#define SIM_SDID_FAMID SIM_SDID_FAMID_MASK
#define SIM_SDID_DIEID_MASK (0xF80U)
#define SIM_SDID_DIEID_SHIFT (7U)
#define SIM_SDID_DIEID_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SDID_DIEID_SHIFT)) & SIM_SDID_DIEID_MASK)
#define SIM_SDID_DIEID SIM_SDID_DIEID_MASK
#define SIM_SDID_REVID_MASK (0xF000U)
#define SIM_SDID_REVID_SHIFT (12U)
#define SIM_SDID_REVID_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SDID_REVID_SHIFT)) & SIM_SDID_REVID_MASK)
#define SIM_SDID_REVID SIM_SDID_REVID_MASK
#define SIM_SDID_SERIESID_MASK (0xF00000U)
#define SIM_SDID_SERIESID_SHIFT (20U)
#define SIM_SDID_SERIESID_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SDID_SERIESID_SHIFT)) & SIM_SDID_SERIESID_MASK)
#define SIM_SDID_SERIESID SIM_SDID_SERIESID_MASK
#define SIM_SDID_SUBFAMID_MASK (0xF000000U)
#define SIM_SDID_SUBFAMID_SHIFT (24U)
#define SIM_SDID_SUBFAMID_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SDID_SUBFAMID_SHIFT)) & SIM_SDID_SUBFAMID_MASK)
#define SIM_SDID_SUBFAMID SIM_SDID_SUBFAMID_MASK
#define SIM_SDID_FAMILYID_MASK (0xF0000000U)
#define SIM_SDID_FAMILYID_SHIFT (28U)
#define SIM_SDID_FAMILYID_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SDID_FAMILYID_SHIFT)) & SIM_SDID_FAMILYID_MASK)
#define SIM_SDID_FAMILYID SIM_SDID_FAMILYID_MASK
/*! @name SCGC1 - System Clock Gating Control Register 1 */
#define SIM_SCGC1_I2C2_MASK (0x40U)
#define SIM_SCGC1_I2C2_SHIFT (6U)
#define SIM_SCGC1_I2C2_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC1_I2C2_SHIFT)) & SIM_SCGC1_I2C2_MASK)
#define SIM_SCGC1_I2C2 SIM_SCGC1_I2C2_MASK
#define SIM_SCGC1_I2C3_MASK (0x80U)
#define SIM_SCGC1_I2C3_SHIFT (7U)
#define SIM_SCGC1_I2C3_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC1_I2C3_SHIFT)) & SIM_SCGC1_I2C3_MASK)
#define SIM_SCGC1_I2C3 SIM_SCGC1_I2C3_MASK
#define SIM_SCGC1_UART4_MASK (0x400U)
#define SIM_SCGC1_UART4_SHIFT (10U)
#define SIM_SCGC1_UART4_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC1_UART4_SHIFT)) & SIM_SCGC1_UART4_MASK)
#define SIM_SCGC1_UART4 SIM_SCGC1_UART4_MASK
/*! @name SCGC2 - System Clock Gating Control Register 2 */
#define SIM_SCGC2_ENET_MASK (0x1U)
#define SIM_SCGC2_ENET_SHIFT (0U)
#define SIM_SCGC2_ENET_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC2_ENET_SHIFT)) & SIM_SCGC2_ENET_MASK)
#define SIM_SCGC2_ENET SIM_SCGC2_ENET_MASK
#define SIM_SCGC2_LPUART0_MASK (0x10U)
#define SIM_SCGC2_LPUART0_SHIFT (4U)
#define SIM_SCGC2_LPUART0_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC2_LPUART0_SHIFT)) & SIM_SCGC2_LPUART0_MASK)
#define SIM_SCGC2_LPUART0 SIM_SCGC2_LPUART0_MASK
#define SIM_SCGC2_TPM1_MASK (0x200U)
#define SIM_SCGC2_TPM1_SHIFT (9U)
#define SIM_SCGC2_TPM1_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC2_TPM1_SHIFT)) & SIM_SCGC2_TPM1_MASK)
#define SIM_SCGC2_TPM1 SIM_SCGC2_TPM1_MASK
#define SIM_SCGC2_TPM2_MASK (0x400U)
#define SIM_SCGC2_TPM2_SHIFT (10U)
#define SIM_SCGC2_TPM2_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC2_TPM2_SHIFT)) & SIM_SCGC2_TPM2_MASK)
#define SIM_SCGC2_TPM2 SIM_SCGC2_TPM2_MASK
#define SIM_SCGC2_DAC0_MASK (0x1000U)
#define SIM_SCGC2_DAC0_SHIFT (12U)
#define SIM_SCGC2_DAC0_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC2_DAC0_SHIFT)) & SIM_SCGC2_DAC0_MASK)
#define SIM_SCGC2_DAC0 SIM_SCGC2_DAC0_MASK
#define SIM_SCGC2_DAC1_MASK (0x2000U)
#define SIM_SCGC2_DAC1_SHIFT (13U)
#define SIM_SCGC2_DAC1_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC2_DAC1_SHIFT)) & SIM_SCGC2_DAC1_MASK)
#define SIM_SCGC2_DAC1 SIM_SCGC2_DAC1_MASK
/*! @name SCGC3 - System Clock Gating Control Register 3 */
#define SIM_SCGC3_RNGA_MASK (0x1U)
#define SIM_SCGC3_RNGA_SHIFT (0U)
#define SIM_SCGC3_RNGA_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC3_RNGA_SHIFT)) & SIM_SCGC3_RNGA_MASK)
#define SIM_SCGC3_RNGA SIM_SCGC3_RNGA_MASK
#define SIM_SCGC3_USBHS_MASK (0x2U)
#define SIM_SCGC3_USBHS_SHIFT (1U)
#define SIM_SCGC3_USBHS_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC3_USBHS_SHIFT)) & SIM_SCGC3_USBHS_MASK)
#define SIM_SCGC3_USBHS SIM_SCGC3_USBHS_MASK
#define SIM_SCGC3_USBHSPHY_MASK (0x4U)
#define SIM_SCGC3_USBHSPHY_SHIFT (2U)
#define SIM_SCGC3_USBHSPHY_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC3_USBHSPHY_SHIFT)) & SIM_SCGC3_USBHSPHY_MASK)
#define SIM_SCGC3_USBHSPHY SIM_SCGC3_USBHSPHY_SET(1)
#define SIM_SCGC3_USBHSDCD_MASK (0x8U)
#define SIM_SCGC3_USBHSDCD_SHIFT (3U)
#define SIM_SCGC3_USBHSDCD_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC3_USBHSDCD_SHIFT)) & SIM_SCGC3_USBHSDCD_MASK)
#define SIM_SCGC3_USBHSDCD SIM_SCGC3_USBHSDCD_MASK
#define SIM_SCGC3_FLEXCAN1_MASK (0x10U)
#define SIM_SCGC3_FLEXCAN1_SHIFT (4U)
#define SIM_SCGC3_FLEXCAN1_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC3_FLEXCAN1_SHIFT)) & SIM_SCGC3_FLEXCAN1_MASK)
#define SIM_SCGC3_FLEXCAN1 SIM_SCGC3_FLEXCAN1_MASK
#define SIM_SCGC3_SPI2_MASK (0x1000U)
#define SIM_SCGC3_SPI2_SHIFT (12U)
#define SIM_SCGC3_SPI2_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC3_SPI2_SHIFT)) & SIM_SCGC3_SPI2_MASK)
#define SIM_SCGC3_SPI2 SIM_SCGC3_SPI2_MASK
#define SIM_SCGC3_SDHC_MASK (0x20000U)
#define SIM_SCGC3_SDHC_SHIFT (17U)
#define SIM_SCGC3_SDHC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC3_SDHC_SHIFT)) & SIM_SCGC3_SDHC_MASK)
#define SIM_SCGC3_SDHC SIM_SCGC3_SDHC_MASK
#define SIM_SCGC3_FTM2_MASK (0x1000000U)
#define SIM_SCGC3_FTM2_SHIFT (24U)
#define SIM_SCGC3_FTM2_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC3_FTM2_SHIFT)) & SIM_SCGC3_FTM2_MASK)
#define SIM_SCGC3_FTM2 SIM_SCGC3_FTM2_MASK
#define SIM_SCGC3_FTM3_MASK (0x2000000U)
#define SIM_SCGC3_FTM3_SHIFT (25U)
#define SIM_SCGC3_FTM3_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC3_FTM3_SHIFT)) & SIM_SCGC3_FTM3_MASK)
#define SIM_SCGC3_FTM3 SIM_SCGC3_FTM3_MASK
#define SIM_SCGC3_ADC1_MASK (0x8000000U)
#define SIM_SCGC3_ADC1_SHIFT (27U)
#define SIM_SCGC3_ADC1_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC3_ADC1_SHIFT)) & SIM_SCGC3_ADC1_MASK)
#define SIM_SCGC3_ADC1 SIM_SCGC3_ADC1_MASK
/*! @name SCGC4 - System Clock Gating Control Register 4 */
#define SIM_SCGC4_EWM_MASK (0x2U)
#define SIM_SCGC4_EWM_SHIFT (1U)
#define SIM_SCGC4_EWM_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_EWM_SHIFT)) & SIM_SCGC4_EWM_MASK)
#define SIM_SCGC4_EWM SIM_SCGC4_EWM_MASK
#define SIM_SCGC4_CMT_MASK (0x4U)
#define SIM_SCGC4_CMT_SHIFT (2U)
#define SIM_SCGC4_CMT_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_CMT_SHIFT)) & SIM_SCGC4_CMT_MASK)
#define SIM_SCGC4_CMT SIM_SCGC4_CMT_MASK
#define SIM_SCGC4_I2C0_MASK (0x40U)
#define SIM_SCGC4_I2C0_SHIFT (6U)
#define SIM_SCGC4_I2C0_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_I2C0_SHIFT)) & SIM_SCGC4_I2C0_MASK)
#define SIM_SCGC4_I2C0 SIM_SCGC4_I2C0_MASK
#define SIM_SCGC4_I2C1_MASK (0x80U)
#define SIM_SCGC4_I2C1_SHIFT (7U)
#define SIM_SCGC4_I2C1_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_I2C1_SHIFT)) & SIM_SCGC4_I2C1_MASK)
#define SIM_SCGC4_I2C1 SIM_SCGC4_I2C1_MASK
#define SIM_SCGC4_UART0_MASK (0x400U)
#define SIM_SCGC4_UART0_SHIFT (10U)
#define SIM_SCGC4_UART0_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_UART0_SHIFT)) & SIM_SCGC4_UART0_MASK)
#define SIM_SCGC4_UART0 SIM_SCGC4_UART0_MASK
#define SIM_SCGC4_UART1_MASK (0x800U)
#define SIM_SCGC4_UART1_SHIFT (11U)
#define SIM_SCGC4_UART1_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_UART1_SHIFT)) & SIM_SCGC4_UART1_MASK)
#define SIM_SCGC4_UART1 SIM_SCGC4_UART1_MASK
#define SIM_SCGC4_UART2_MASK (0x1000U)
#define SIM_SCGC4_UART2_SHIFT (12U)
#define SIM_SCGC4_UART2_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_UART2_SHIFT)) & SIM_SCGC4_UART2_MASK)
#define SIM_SCGC4_UART2 SIM_SCGC4_UART2_MASK
#define SIM_SCGC4_UART3_MASK (0x2000U)
#define SIM_SCGC4_UART3_SHIFT (13U)
#define SIM_SCGC4_UART3_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_UART3_SHIFT)) & SIM_SCGC4_UART3_MASK)
#define SIM_SCGC4_UART3 SIM_SCGC4_UART3_MASK
#define SIM_SCGC4_USBOTG_MASK (0x40000U)
#define SIM_SCGC4_USBOTG_SHIFT (18U)
#define SIM_SCGC4_USBOTG_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_USBOTG_SHIFT)) & SIM_SCGC4_USBOTG_MASK)
#define SIM_SCGC4_USBOTG SIM_SCGC4_USBOTG_SET(1)
#define SIM_SCGC4_CMP_MASK (0x80000U)
#define SIM_SCGC4_CMP_SHIFT (19U)
#define SIM_SCGC4_CMP_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_CMP_SHIFT)) & SIM_SCGC4_CMP_MASK)
#define SIM_SCGC4_CMP SIM_SCGC4_CMP_MASK
#define SIM_SCGC4_VREF_MASK (0x100000U)
#define SIM_SCGC4_VREF_SHIFT (20U)
#define SIM_SCGC4_VREF_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC4_VREF_SHIFT)) & SIM_SCGC4_VREF_MASK)
#define SIM_SCGC4_VREF SIM_SCGC4_VREF_MASK
/*! @name SCGC5 - System Clock Gating Control Register 5 */
#define SIM_SCGC5_LPTMR_MASK (0x1U)
#define SIM_SCGC5_LPTMR_SHIFT (0U)
#define SIM_SCGC5_LPTMR_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_LPTMR_SHIFT)) & SIM_SCGC5_LPTMR_MASK)
#define SIM_SCGC5_LPTMR SIM_SCGC5_LPTMR_SET(1)
#define SIM_SCGC5_TSI_MASK (0x20U)
#define SIM_SCGC5_TSI_SHIFT (5U)
#define SIM_SCGC5_TSI_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_TSI_SHIFT)) & SIM_SCGC5_TSI_MASK)
#define SIM_SCGC5_TSI SIM_SCGC5_TSI_MASK
#define SIM_SCGC5_PORTA_MASK (0x200U)
#define SIM_SCGC5_PORTA_SHIFT (9U)
#define SIM_SCGC5_PORTA_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTA_SHIFT)) & SIM_SCGC5_PORTA_MASK)
#define SIM_SCGC5_PORTA SIM_SCGC5_PORTA_SET(1)
#define SIM_SCGC5_PORTB_MASK (0x400U)
#define SIM_SCGC5_PORTB_SHIFT (10U)
#define SIM_SCGC5_PORTB_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTB_SHIFT)) & SIM_SCGC5_PORTB_MASK)
#define SIM_SCGC5_PORTB SIM_SCGC5_PORTB_SET(1)
#define SIM_SCGC5_PORTC_MASK (0x800U)
#define SIM_SCGC5_PORTC_SHIFT (11U)
#define SIM_SCGC5_PORTC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTC_SHIFT)) & SIM_SCGC5_PORTC_MASK)
#define SIM_SCGC5_PORTC SIM_SCGC5_PORTC_SET(1)
#define SIM_SCGC5_PORTD_MASK (0x1000U)
#define SIM_SCGC5_PORTD_SHIFT (12U)
#define SIM_SCGC5_PORTD_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTD_SHIFT)) & SIM_SCGC5_PORTD_MASK)
#define SIM_SCGC5_PORTD SIM_SCGC5_PORTD_SET(1)
#define SIM_SCGC5_PORTE_MASK (0x2000U)
#define SIM_SCGC5_PORTE_SHIFT (13U)
#define SIM_SCGC5_PORTE_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTE_SHIFT)) & SIM_SCGC5_PORTE_MASK)
#define SIM_SCGC5_PORTE SIM_SCGC5_PORTE_SET(1)
/*! @name SCGC6 - System Clock Gating Control Register 6 */
#define SIM_SCGC6_FTF_MASK (0x1U)
#define SIM_SCGC6_FTF_SHIFT (0U)
#define SIM_SCGC6_FTF_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_FTF_SHIFT)) & SIM_SCGC6_FTF_MASK)
#define SIM_SCGC6_FTF SIM_SCGC6_FTF_MASK
#define SIM_SCGC6_DMAMUX_MASK (0x2U)
#define SIM_SCGC6_DMAMUX_SHIFT (1U)
#define SIM_SCGC6_DMAMUX_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_DMAMUX_SHIFT)) & SIM_SCGC6_DMAMUX_MASK)
#define SIM_SCGC6_DMAMUX SIM_SCGC6_DMAMUX_MASK
#define SIM_SCGC6_FLEXCAN0_MASK (0x10U)
#define SIM_SCGC6_FLEXCAN0_SHIFT (4U)
#define SIM_SCGC6_FLEXCAN0_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_FLEXCAN0_SHIFT)) & SIM_SCGC6_FLEXCAN0_MASK)
#define SIM_SCGC6_FLEXCAN0 SIM_SCGC6_FLEXCAN0_MASK
#define SIM_SCGC6_RNGA_MASK (0x200U)
#define SIM_SCGC6_RNGA_SHIFT (9U)
#define SIM_SCGC6_RNGA_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_RNGA_SHIFT)) & SIM_SCGC6_RNGA_MASK)
#define SIM_SCGC6_RNGA SIM_SCGC6_RNGA_MASK
#define SIM_SCGC6_SPI0_MASK (0x1000U)
#define SIM_SCGC6_SPI0_SHIFT (12U)
#define SIM_SCGC6_SPI0_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_SPI0_SHIFT)) & SIM_SCGC6_SPI0_MASK)
#define SIM_SCGC6_SPI0 SIM_SCGC6_SPI0_MASK
#define SIM_SCGC6_SPI1_MASK (0x2000U)
#define SIM_SCGC6_SPI1_SHIFT (13U)
#define SIM_SCGC6_SPI1_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_SPI1_SHIFT)) & SIM_SCGC6_SPI1_MASK)
#define SIM_SCGC6_SPI1 SIM_SCGC6_SPI1_MASK
#define SIM_SCGC6_I2S_MASK (0x8000U)
#define SIM_SCGC6_I2S_SHIFT (15U)
#define SIM_SCGC6_I2S_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_I2S_SHIFT)) & SIM_SCGC6_I2S_MASK)
#define SIM_SCGC6_I2S SIM_SCGC6_I2S_MASK
#define SIM_SCGC6_CRC_MASK (0x40000U)
#define SIM_SCGC6_CRC_SHIFT (18U)
#define SIM_SCGC6_CRC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_CRC_SHIFT)) & SIM_SCGC6_CRC_MASK)
#define SIM_SCGC6_CRC SIM_SCGC6_CRC_MASK
#define SIM_SCGC6_USBDCD_MASK (0x200000U)
#define SIM_SCGC6_USBDCD_SHIFT (21U)
#define SIM_SCGC6_USBDCD_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_USBDCD_SHIFT)) & SIM_SCGC6_USBDCD_MASK)
#define SIM_SCGC6_USBDCD SIM_SCGC6_USBDCD_MASK
#define SIM_SCGC6_PDB_MASK (0x400000U)
#define SIM_SCGC6_PDB_SHIFT (22U)
#define SIM_SCGC6_PDB_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_PDB_SHIFT)) & SIM_SCGC6_PDB_MASK)
#define SIM_SCGC6_PDB SIM_SCGC6_PDB_MASK
#define SIM_SCGC6_PIT_MASK (0x800000U)
#define SIM_SCGC6_PIT_SHIFT (23U)
#define SIM_SCGC6_PIT_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_PIT_SHIFT)) & SIM_SCGC6_PIT_MASK)
#define SIM_SCGC6_PIT SIM_SCGC6_PIT_MASK
#define SIM_SCGC6_FTM0_MASK (0x1000000U)
#define SIM_SCGC6_FTM0_SHIFT (24U)
#define SIM_SCGC6_FTM0_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_FTM0_SHIFT)) & SIM_SCGC6_FTM0_MASK)
#define SIM_SCGC6_FTM0 SIM_SCGC6_FTM0_MASK
#define SIM_SCGC6_FTM1_MASK (0x2000000U)
#define SIM_SCGC6_FTM1_SHIFT (25U)
#define SIM_SCGC6_FTM1_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_FTM1_SHIFT)) & SIM_SCGC6_FTM1_MASK)
#define SIM_SCGC6_FTM1 SIM_SCGC6_FTM1_MASK
#define SIM_SCGC6_FTM2_MASK (0x4000000U)
#define SIM_SCGC6_FTM2_SHIFT (26U)
#define SIM_SCGC6_FTM2_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_FTM2_SHIFT)) & SIM_SCGC6_FTM2_MASK)
#define SIM_SCGC6_FTM2 SIM_SCGC6_FTM2_MASK
#define SIM_SCGC6_ADC0_MASK (0x8000000U)
#define SIM_SCGC6_ADC0_SHIFT (27U)
#define SIM_SCGC6_ADC0_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_ADC0_SHIFT)) & SIM_SCGC6_ADC0_MASK)
#define SIM_SCGC6_ADC0 SIM_SCGC6_ADC0_MASK
#define SIM_SCGC6_RTC_MASK (0x20000000U)
#define SIM_SCGC6_RTC_SHIFT (29U)
#define SIM_SCGC6_RTC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_RTC_SHIFT)) & SIM_SCGC6_RTC_MASK)
#define SIM_SCGC6_RTC SIM_SCGC6_RTC_MASK
#define SIM_SCGC6_DAC0_MASK (0x80000000U)
#define SIM_SCGC6_DAC0_SHIFT (31U)
#define SIM_SCGC6_DAC0_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC6_DAC0_SHIFT)) & SIM_SCGC6_DAC0_MASK)
#define SIM_SCGC6_DAC0 SIM_SCGC6_DAC0_MASK
/*! @name SCGC7 - System Clock Gating Control Register 7 */
#define SIM_SCGC7_FLEXBUS_MASK (0x1U)
#define SIM_SCGC7_FLEXBUS_SHIFT (0U)
#define SIM_SCGC7_FLEXBUS_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC7_FLEXBUS_SHIFT)) & SIM_SCGC7_FLEXBUS_MASK)
#define SIM_SCGC7_FLEXBUS SIM_SCGC7_FLEXBUS_MASK
#define SIM_SCGC7_DMA_MASK (0x2U)
#define SIM_SCGC7_DMA_SHIFT (1U)
#define SIM_SCGC7_DMA_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC7_DMA_SHIFT)) & SIM_SCGC7_DMA_MASK)
#define SIM_SCGC7_DMA SIM_SCGC7_DMA_MASK
#define SIM_SCGC7_MPU_MASK (0x4U)
#define SIM_SCGC7_MPU_SHIFT (2U)
#define SIM_SCGC7_MPU_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC7_MPU_SHIFT)) & SIM_SCGC7_MPU_MASK)
#define SIM_SCGC7_MPU SIM_SCGC7_MPU_MASK
#define SIM_SCGC7_SDRAMC_MASK (0x8U)
#define SIM_SCGC7_SDRAMC_SHIFT (3U)
#define SIM_SCGC7_SDRAMC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_SCGC7_SDRAMC_SHIFT)) & SIM_SCGC7_SDRAMC_MASK)
#define SIM_SCGC7_SDRAMC SIM_SCGC7_SDRAMC_MASK
/*! @name CLKDIV1 - System Clock Divider Register 1 */
#define SIM_CLKDIV1_OUTDIV4_MASK (0xF0000U)
#define SIM_CLKDIV1_OUTDIV4_SHIFT (16U)
#define SIM_CLKDIV1_OUTDIV4(x) (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV1_OUTDIV4_SHIFT)) & SIM_CLKDIV1_OUTDIV4_MASK)
#define SIM_CLKDIV1_OUTDIV3_MASK (0xF00000U)
#define SIM_CLKDIV1_OUTDIV3_SHIFT (20U)
#define SIM_CLKDIV1_OUTDIV3(x) (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV1_OUTDIV3_SHIFT)) & SIM_CLKDIV1_OUTDIV3_MASK)
#define SIM_CLKDIV1_OUTDIV2_MASK (0xF000000U)
#define SIM_CLKDIV1_OUTDIV2_SHIFT (24U)
#define SIM_CLKDIV1_OUTDIV2(x) (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV1_OUTDIV2_SHIFT)) & SIM_CLKDIV1_OUTDIV2_MASK)
#define SIM_CLKDIV1_OUTDIV1_MASK (0xF0000000U)
#define SIM_CLKDIV1_OUTDIV1_SHIFT (28U)
#define SIM_CLKDIV1_OUTDIV1(x) (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV1_OUTDIV1_SHIFT)) & SIM_CLKDIV1_OUTDIV1_MASK)
/*! @name CLKDIV2 - System Clock Divider Register 2 */
#define SIM_CLKDIV2_USBFRAC_MASK (0x1U)
#define SIM_CLKDIV2_USBFRAC_SHIFT (0U)
#define SIM_CLKDIV2_USBFRAC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV2_USBFRAC_SHIFT)) & SIM_CLKDIV2_USBFRAC_MASK)
#define SIM_CLKDIV2_USBFRAC SIM_CLKDIV2_USBFRAC_SET(1)
#define SIM_CLKDIV2_USBDIV_MASK (0xEU)
#define SIM_CLKDIV2_USBDIV_SHIFT (1U)
#define SIM_CLKDIV2_USBDIV(x) (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV2_USBDIV_SHIFT)) & SIM_CLKDIV2_USBDIV_MASK)
/*! @name FCFG1 - Flash Configuration Register 1 */
#define SIM_FCFG1_FLASHDIS_MASK (0x1U)
#define SIM_FCFG1_FLASHDIS_SHIFT (0U)
#define SIM_FCFG1_FLASHDIS_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_FCFG1_FLASHDIS_SHIFT)) & SIM_FCFG1_FLASHDIS_MASK)
#define SIM_FCFG1_FLASHDIS SIM_FCFG1_FLASHDIS_MASK
#define SIM_FCFG1_FLASHDOZE_MASK (0x2U)
#define SIM_FCFG1_FLASHDOZE_SHIFT (1U)
#define SIM_FCFG1_FLASHDOZE_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_FCFG1_FLASHDOZE_SHIFT)) & SIM_FCFG1_FLASHDOZE_MASK)
#define SIM_FCFG1_FLASHDOZE SIM_FCFG1_FLASHDOZE_MASK
#define SIM_FCFG1_DEPART_MASK (0xF00U)
#define SIM_FCFG1_DEPART_SHIFT (8U)
#define SIM_FCFG1_DEPART_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_FCFG1_DEPART_SHIFT)) & SIM_FCFG1_DEPART_MASK)
#define SIM_FCFG1_DEPART SIM_FCFG1_DEPART_MASK
#define SIM_FCFG1_EESIZE_MASK (0xF0000U)
#define SIM_FCFG1_EESIZE_SHIFT (16U)
#define SIM_FCFG1_EESIZE_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_FCFG1_EESIZE_SHIFT)) & SIM_FCFG1_EESIZE_MASK)
#define SIM_FCFG1_EESIZE SIM_FCFG1_EESIZE_MASK
#define SIM_FCFG1_PFSIZE_MASK (0xF000000U)
#define SIM_FCFG1_PFSIZE_SHIFT (24U)
#define SIM_FCFG1_PFSIZE_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_FCFG1_PFSIZE_SHIFT)) & SIM_FCFG1_PFSIZE_MASK)
#define SIM_FCFG1_PFSIZE SIM_FCFG1_PFSIZE_MASK
#define SIM_FCFG1_NVMSIZE_MASK (0xF0000000U)
#define SIM_FCFG1_NVMSIZE_SHIFT (28U)
#define SIM_FCFG1_NVMSIZE_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_FCFG1_NVMSIZE_SHIFT)) & SIM_FCFG1_NVMSIZE_MASK)
#define SIM_FCFG1_NVMSIZE SIM_FCFG1_NVMSIZE_MASK
/*! @name FCFG2 - Flash Configuration Register 2 */
#define SIM_FCFG2_MAXADDR1_MASK (0x7F0000U)
#define SIM_FCFG2_MAXADDR1_SHIFT (16U)
#define SIM_FCFG2_MAXADDR1_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_FCFG2_MAXADDR1_SHIFT)) & SIM_FCFG2_MAXADDR1_MASK)
#define SIM_FCFG2_MAXADDR1 SIM_FCFG2_MAXADDR1_MASK
#define SIM_FCFG2_PFLSH_MASK (0x800000U)
#define SIM_FCFG2_PFLSH_SHIFT (23U)
#define SIM_FCFG2_PFLSH_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_FCFG2_PFLSH_SHIFT)) & SIM_FCFG2_PFLSH_MASK)
#define SIM_FCFG2_PFLSH SIM_FCFG2_PFLSH_MASK
#define SIM_FCFG2_MAXADDR0_MASK (0x7F000000U)
#define SIM_FCFG2_MAXADDR0_SHIFT (24U)
#define SIM_FCFG2_MAXADDR0_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_FCFG2_MAXADDR0_SHIFT)) & SIM_FCFG2_MAXADDR0_MASK)
#define SIM_FCFG2_MAXADDR0 SIM_FCFG2_MAXADDR0_MASK
#define SIM_FCFG2_SWAPPFLSH_MASK (0x80000000U)
#define SIM_FCFG2_SWAPPFLSH_SHIFT (31U)
#define SIM_FCFG2_SWAPPFLSH_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_FCFG2_SWAPPFLSH_SHIFT)) & SIM_FCFG2_SWAPPFLSH_MASK)
#define SIM_FCFG2_SWAPPFLSH SIM_FCFG2_SWAPPFLSH_MASK
/*! @name UIDH - Unique Identification Register High */
#define SIM_UIDH_UID_MASK (0xFFFFFFFFU)
#define SIM_UIDH_UID_SHIFT (0U)
#define SIM_UIDH_UID_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_UIDH_UID_SHIFT)) & SIM_UIDH_UID_MASK)
#define SIM_UIDH_UID SIM_UIDH_UID_MASK
/*! @name UIDMH - Unique Identification Register Mid-High */
#define SIM_UIDMH_UID_MASK (0xFFFFFFFFU)
#define SIM_UIDMH_UID_SHIFT (0U)
#define SIM_UIDMH_UID_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_UIDMH_UID_SHIFT)) & SIM_UIDMH_UID_MASK)
#define SIM_UIDMH_UID SIM_UIDMH_UID_MASK
/*! @name UIDML - Unique Identification Register Mid Low */
#define SIM_UIDML_UID_MASK (0xFFFFFFFFU)
#define SIM_UIDML_UID_SHIFT (0U)
#define SIM_UIDML_UID_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_UIDML_UID_SHIFT)) & SIM_UIDML_UID_MASK)
#define SIM_UIDML_UID SIM_UIDML_UID_MASK
/*! @name UIDL - Unique Identification Register Low */
#define SIM_UIDL_UID_MASK (0xFFFFFFFFU)
#define SIM_UIDL_UID_SHIFT (0U)
#define SIM_UIDL_UID_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_UIDL_UID_SHIFT)) & SIM_UIDL_UID_MASK)
#define SIM_UIDL_UID SIM_UIDL_UID_MASK
/*! @name CLKDIV3 - System Clock Divider Register 3 */
#define SIM_CLKDIV3_PLLFLLFRAC_MASK (0x1U)
#define SIM_CLKDIV3_PLLFLLFRAC_SHIFT (0U)
#define SIM_CLKDIV3_PLLFLLFRAC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV3_PLLFLLFRAC_SHIFT)) & SIM_CLKDIV3_PLLFLLFRAC_MASK)
#define SIM_CLKDIV3_PLLFLLFRAC SIM_CLKDIV3_PLLFLLFRAC_MASK
#define SIM_CLKDIV3_PLLFLLDIV_MASK (0xEU)
#define SIM_CLKDIV3_PLLFLLDIV_SHIFT (1U)
#define SIM_CLKDIV3_PLLFLLDIV_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV3_PLLFLLDIV_SHIFT)) & SIM_CLKDIV3_PLLFLLDIV_MASK)
#define SIM_CLKDIV3_PLLFLLDIV SIM_CLKDIV3_PLLFLLDIV_MASK
/*! @name CLKDIV4 - System Clock Divider Register 4 */
#define SIM_CLKDIV4_TRACEFRAC_MASK (0x1U)
#define SIM_CLKDIV4_TRACEFRAC_SHIFT (0U)
#define SIM_CLKDIV4_TRACEFRAC_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV4_TRACEFRAC_SHIFT)) & SIM_CLKDIV4_TRACEFRAC_MASK)
#define SIM_CLKDIV4_TRACEFRAC SIM_CLKDIV4_TRACEFRAC_MASK
#define SIM_CLKDIV4_TRACEDIV_MASK (0xEU)
#define SIM_CLKDIV4_TRACEDIV_SHIFT (1U)
#define SIM_CLKDIV4_TRACEDIV_SET(x) (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV4_TRACEDIV_SHIFT)) & SIM_CLKDIV4_TRACEDIV_MASK)
#define SIM_CLKDIV4_TRACEDIV SIM_CLKDIV4_TRACEDIV_MASK
/*!
* @}
*/ /* end of group SIM_Register_Masks */
/* SIM - Peripheral instance base addresses */
/** Peripheral SIM base address */
#define SIM_BASE (0x40047000u)
/** Peripheral SIM base pointer */
#define SIM ((SIM_TypeDef *)SIM_BASE)
/** Array initializer of SIM peripheral base addresses */
#define SIM_BASE_ADDRS { SIM_BASE }
/** Array initializer of SIM peripheral base pointers */
#define SIM_BASE_PTRS { SIM }
/*!
* @}
*/ /* end of group SIM_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- SMC Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup SMC_Peripheral_Access_Layer SMC Peripheral Access Layer
* @{
*/
/** SMC - Register Layout Typedef */
typedef struct {
__IO uint8_t PMPROT; /**< Power Mode Protection register, offset: 0x0 */
__IO uint8_t PMCTRL; /**< Power Mode Control register, offset: 0x1 */
__IO uint8_t STOPCTRL; /**< Stop Control Register, offset: 0x2 */
__I uint8_t PMSTAT; /**< Power Mode Status register, offset: 0x3 */
} SMC_TypeDef;
/* ----------------------------------------------------------------------------
-- SMC Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup SMC_Register_Masks SMC Register Masks
* @{
*/
/*! @name PMPROT - Power Mode Protection register */
#define SMC_PMPROT_AVLLS_MASK (0x2U)
#define SMC_PMPROT_AVLLS_SHIFT (1U)
#define SMC_PMPROT_AVLLS_SET(x) (((uint8_t)(((uint8_t)(x)) << SMC_PMPROT_AVLLS_SHIFT)) & SMC_PMPROT_AVLLS_MASK)
#define SMC_PMPROT_AVLLS SMC_PMPROT_AVLLS_MASK
#define SMC_PMPROT_ALLS_MASK (0x8U)
#define SMC_PMPROT_ALLS_SHIFT (3U)
#define SMC_PMPROT_ALLS_SET(x) (((uint8_t)(((uint8_t)(x)) << SMC_PMPROT_ALLS_SHIFT)) & SMC_PMPROT_ALLS_MASK)
#define SMC_PMPROT_ALLS SMC_PMPROT_ALLS_MASK
#define SMC_PMPROT_AVLP_MASK (0x20U)
#define SMC_PMPROT_AVLP_SHIFT (5U)
#define SMC_PMPROT_AVLP_SET(x) (((uint8_t)(((uint8_t)(x)) << SMC_PMPROT_AVLP_SHIFT)) & SMC_PMPROT_AVLP_MASK)
#define SMC_PMPROT_AVLP SMC_PMPROT_AVLP_MASK
#define SMC_PMPROT_AHSRUN_MASK (0x80U)
#define SMC_PMPROT_AHSRUN_SHIFT (7U)
#define SMC_PMPROT_AHSRUN_SET(x) (((uint8_t)(((uint8_t)(x)) << SMC_PMPROT_AHSRUN_SHIFT)) & SMC_PMPROT_AHSRUN_MASK)
#define SMC_PMPROT_AHSRUN SMC_PMPROT_AHSRUN_MASK
/*! @name PMCTRL - Power Mode Control register */
#define SMC_PMCTRL_STOPM_MASK (0x7U)
#define SMC_PMCTRL_STOPM_SHIFT (0U)
#define SMC_PMCTRL_STOPM_SET(x) (((uint8_t)(((uint8_t)(x)) << SMC_PMCTRL_STOPM_SHIFT)) & SMC_PMCTRL_STOPM_MASK)
#define SMC_PMCTRL_STOPM SMC_PMCTRL_STOPM_MASK
#define SMC_PMCTRL_STOPA_MASK (0x8U)
#define SMC_PMCTRL_STOPA_SHIFT (3U)
#define SMC_PMCTRL_STOPA_SET(x) (((uint8_t)(((uint8_t)(x)) << SMC_PMCTRL_STOPA_SHIFT)) & SMC_PMCTRL_STOPA_MASK)
#define SMC_PMCTRL_STOPA SMC_PMCTRL_STOPA_MASK
#define SMC_PMCTRL_RUNM_MASK (0x60U)
#define SMC_PMCTRL_RUNM_SHIFT (5U)
#define SMC_PMCTRL_RUNM_SET(x) (((uint8_t)(((uint8_t)(x)) << SMC_PMCTRL_RUNM_SHIFT)) & SMC_PMCTRL_RUNM_MASK)
#define SMC_PMCTRL_RUNM SMC_PMCTRL_RUNM_MASK
/*! @name STOPCTRL - Stop Control Register */
#define SMC_STOPCTRL_LLSM_MASK (0x7U)
#define SMC_STOPCTRL_LLSM_SHIFT (0U)
#define SMC_STOPCTRL_LLSM_SET(x) (((uint8_t)(((uint8_t)(x)) << SMC_STOPCTRL_LLSM_SHIFT)) & SMC_STOPCTRL_LLSM_MASK)
#define SMC_STOPCTRL_LLSM SMC_STOPCTRL_LLSM_MASK
#define SMC_STOPCTRL_RAM2PO_MASK (0x10U)
#define SMC_STOPCTRL_RAM2PO_SHIFT (4U)
#define SMC_STOPCTRL_RAM2PO_SET(x) (((uint8_t)(((uint8_t)(x)) << SMC_STOPCTRL_RAM2PO_SHIFT)) & SMC_STOPCTRL_RAM2PO_MASK)
#define SMC_STOPCTRL_RAM2PO SMC_STOPCTRL_RAM2PO_MASK
#define SMC_STOPCTRL_PORPO_MASK (0x20U)
#define SMC_STOPCTRL_PORPO_SHIFT (5U)
#define SMC_STOPCTRL_PORPO_SET(x) (((uint8_t)(((uint8_t)(x)) << SMC_STOPCTRL_PORPO_SHIFT)) & SMC_STOPCTRL_PORPO_MASK)
#define SMC_STOPCTRL_PORPO SMC_STOPCTRL_PORPO_MASK
#define SMC_STOPCTRL_PSTOPO_MASK (0xC0U)
#define SMC_STOPCTRL_PSTOPO_SHIFT (6U)
#define SMC_STOPCTRL_PSTOPO_SET(x) (((uint8_t)(((uint8_t)(x)) << SMC_STOPCTRL_PSTOPO_SHIFT)) & SMC_STOPCTRL_PSTOPO_MASK)
#define SMC_STOPCTRL_PSTOPO SMC_STOPCTRL_PSTOPO_MASK
/*! @name PMSTAT - Power Mode Status register */
#define SMC_PMSTAT_PMSTAT_MASK (0xFFU)
#define SMC_PMSTAT_PMSTAT_SHIFT (0U)
#define SMC_PMSTAT_PMSTAT_SET(x) (((uint8_t)(((uint8_t)(x)) << SMC_PMSTAT_PMSTAT_SHIFT)) & SMC_PMSTAT_PMSTAT_MASK)
#define SMC_PMSTAT_PMSTAT SMC_PMSTAT_PMSTAT_MASK
/*!
* @}
*/ /* end of group SMC_Register_Masks */
/* SMC - Peripheral instance base addresses */
/** Peripheral SMC base address */
#define SMC_BASE (0x4007E000u)
/** Peripheral SMC base pointer */
#define SMC ((SMC_TypeDef *)SMC_BASE)
/** Array initializer of SMC peripheral base addresses */
#define SMC_BASE_ADDRS { SMC_BASE }
/** Array initializer of SMC peripheral base pointers */
#define SMC_BASE_PTRS { SMC }
/*!
* @}
*/ /* end of group SMC_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- SPI Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup SPIx_Peripheral_Access_Layer SPI Peripheral Access Layer
* @{
*/
/** SPI - Register Layout Typedef */
typedef struct {
__IO uint32_t MCR; /**< Module Configuration Register, offset: 0x0 */
uint8_t RESERVED_0[4];
__IO uint32_t TCR; /**< Transfer Count Register, offset: 0x8 */
union { /* offset: 0xC */
__IO uint32_t CTAR[2]; /**< Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4 */
__IO uint32_t CTAR_SLAVE[1]; /**< Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4 */
};
uint8_t RESERVED_1[24];
__IO uint32_t SR; /**< Status Register, offset: 0x2C */
__IO uint32_t RSER; /**< DMA/Interrupt Request Select and Enable Register, offset: 0x30 */
union { /* offset: 0x34 */
__IO uint32_t PUSHR; /**< PUSH TX FIFO Register In Master Mode, offset: 0x34 */
__IO uint32_t PUSHR_SLAVE; /**< PUSH TX FIFO Register In Slave Mode, offset: 0x34 */
};
__I uint32_t POPR; /**< POP RX FIFO Register, offset: 0x38 */
__I uint32_t TXFR0; /**< Transmit FIFO Registers, offset: 0x3C */
__I uint32_t TXFR1; /**< Transmit FIFO Registers, offset: 0x40 */
__I uint32_t TXFR2; /**< Transmit FIFO Registers, offset: 0x44 */
__I uint32_t TXFR3; /**< Transmit FIFO Registers, offset: 0x48 */
uint8_t RESERVED_2[48];
__I uint32_t RXFR0; /**< Receive FIFO Registers, offset: 0x7C */
__I uint32_t RXFR1; /**< Receive FIFO Registers, offset: 0x80 */
__I uint32_t RXFR2; /**< Receive FIFO Registers, offset: 0x84 */
__I uint32_t RXFR3; /**< Receive FIFO Registers, offset: 0x88 */
} SPI_TypeDef;
/* ----------------------------------------------------------------------------
-- SPI Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup SPIx_Register_Masks SPI Register Masks
* @{
*/
/*! @name MCR - Module Configuration Register */
#define SPIx_MCR_HALT_MASK (0x1U)
#define SPIx_MCR_HALT_SHIFT (0U)
#define SPIx_MCR_HALT_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_MCR_HALT_SHIFT)) & SPIx_MCR_HALT_MASK)
#define SPIx_MCR_HALT SPIx_MCR_HALT_MASK
#define SPIx_MCR_SMPL_PT_MASK (0x300U)
#define SPIx_MCR_SMPL_PT_SHIFT (8U)
#define SPIx_MCR_SMPL_PT_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_MCR_SMPL_PT_SHIFT)) & SPIx_MCR_SMPL_PT_MASK)
#define SPIx_MCR_SMPL_PT SPIx_MCR_SMPL_PT_MASK
#define SPIx_MCR_CLR_RXF_MASK (0x400U)
#define SPIx_MCR_CLR_RXF_SHIFT (10U)
#define SPIx_MCR_CLR_RXF_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_MCR_CLR_RXF_SHIFT)) & SPIx_MCR_CLR_RXF_MASK)
#define SPIx_MCR_CLR_RXF SPIx_MCR_CLR_RXF_MASK
#define SPIx_MCR_CLR_TXF_MASK (0x800U)
#define SPIx_MCR_CLR_TXF_SHIFT (11U)
#define SPIx_MCR_CLR_TXF_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_MCR_CLR_TXF_SHIFT)) & SPIx_MCR_CLR_TXF_MASK)
#define SPIx_MCR_CLR_TXF SPIx_MCR_CLR_TXF_MASK
#define SPIx_MCR_DIS_RXF_MASK (0x1000U)
#define SPIx_MCR_DIS_RXF_SHIFT (12U)
#define SPIx_MCR_DIS_RXF_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_MCR_DIS_RXF_SHIFT)) & SPIx_MCR_DIS_RXF_MASK)
#define SPIx_MCR_DIS_RXF SPIx_MCR_DIS_RXF_MASK
#define SPIx_MCR_DIS_TXF_MASK (0x2000U)
#define SPIx_MCR_DIS_TXF_SHIFT (13U)
#define SPIx_MCR_DIS_TXF_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_MCR_DIS_TXF_SHIFT)) & SPIx_MCR_DIS_TXF_MASK)
#define SPIx_MCR_DIS_TXF SPIx_MCR_DIS_TXF_MASK
#define SPIx_MCR_MDIS_MASK (0x4000U)
#define SPIx_MCR_MDIS_SHIFT (14U)
#define SPIx_MCR_MDIS_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_MCR_MDIS_SHIFT)) & SPIx_MCR_MDIS_MASK)
#define SPIx_MCR_MDIS SPIx_MCR_MDIS_MASK
#define SPIx_MCR_DOZE_MASK (0x8000U)
#define SPIx_MCR_DOZE_SHIFT (15U)
#define SPIx_MCR_DOZE_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_MCR_DOZE_SHIFT)) & SPIx_MCR_DOZE_MASK)
#define SPIx_MCR_DOZE SPIx_MCR_DOZE_MASK
#define SPIx_MCR_PCSIS_MASK (0x3F0000U)
#define SPIx_MCR_PCSIS_SHIFT (16U)
#define SPIx_MCR_PCSIS_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_MCR_PCSIS_SHIFT)) & SPIx_MCR_PCSIS_MASK)
#define SPIx_MCR_PCSIS SPIx_MCR_PCSIS_MASK
#define SPIx_MCR_ROOE_MASK (0x1000000U)
#define SPIx_MCR_ROOE_SHIFT (24U)
#define SPIx_MCR_ROOE_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_MCR_ROOE_SHIFT)) & SPIx_MCR_ROOE_MASK)
#define SPIx_MCR_ROOE SPIx_MCR_ROOE_MASK
#define SPIx_MCR_PCSSE_MASK (0x2000000U)
#define SPIx_MCR_PCSSE_SHIFT (25U)
#define SPIx_MCR_PCSSE_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_MCR_PCSSE_SHIFT)) & SPIx_MCR_PCSSE_MASK)
#define SPIx_MCR_PCSSE SPIx_MCR_PCSSE_MASK
#define SPIx_MCR_MTFE_MASK (0x4000000U)
#define SPIx_MCR_MTFE_SHIFT (26U)
#define SPIx_MCR_MTFE_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_MCR_MTFE_SHIFT)) & SPIx_MCR_MTFE_MASK)
#define SPIx_MCR_MTFE SPIx_MCR_MTFE_MASK
#define SPIx_MCR_FRZ_MASK (0x8000000U)
#define SPIx_MCR_FRZ_SHIFT (27U)
#define SPIx_MCR_FRZ_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_MCR_FRZ_SHIFT)) & SPIx_MCR_FRZ_MASK)
#define SPIx_MCR_FRZ SPIx_MCR_FRZ_MASK
#define SPIx_MCR_DCONF_MASK (0x30000000U)
#define SPIx_MCR_DCONF_SHIFT (28U)
#define SPIx_MCR_DCONF_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_MCR_DCONF_SHIFT)) & SPIx_MCR_DCONF_MASK)
#define SPIx_MCR_DCONF SPIx_MCR_DCONF_MASK
#define SPIx_MCR_CONT_SCKE_MASK (0x40000000U)
#define SPIx_MCR_CONT_SCKE_SHIFT (30U)
#define SPIx_MCR_CONT_SCKE_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_MCR_CONT_SCKE_SHIFT)) & SPIx_MCR_CONT_SCKE_MASK)
#define SPIx_MCR_CONT_SCKE SPIx_MCR_CONT_SCKE_MASK
#define SPIx_MCR_MSTR_MASK (0x80000000U)
#define SPIx_MCR_MSTR_SHIFT (31U)
#define SPIx_MCR_MSTR_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_MCR_MSTR_SHIFT)) & SPIx_MCR_MSTR_MASK)
#define SPIx_MCR_MSTR SPIx_MCR_MSTR_MASK
/*! @name TCR - Transfer Count Register */
#define SPIx_TCR_SPIx_TCNT_MASK (0xFFFF0000U)
#define SPIx_TCR_SPIx_TCNT_SHIFT (16U)
#define SPIx_TCR_SPIx_TCNT_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_TCR_SPIx_TCNT_SHIFT)) & SPIx_TCR_SPIx_TCNT_MASK)
#define SPIx_TCR_SPIx_TCNT SPIx_TCR_SPIx_TCNT_MASK
/*! @name CTAR - Clock and Transfer Attributes Register (In Master Mode) */
#define SPIx_CTARn_BR_MASK (0xFU)
#define SPIx_CTARn_BR_SHIFT (0U)
#define SPIx_CTARn_BR(x) (((uint32_t)(((uint32_t)(x)) << SPIx_CTARn_BR_SHIFT)) & SPIx_CTARn_BR_MASK)
#define SPIx_CTARn_DT_MASK (0xF0U)
#define SPIx_CTARn_DT_SHIFT (4U)
#define SPIx_CTARn_DT(x) (((uint32_t)(((uint32_t)(x)) << SPIx_CTARn_DT_SHIFT)) & SPIx_CTARn_DT_MASK)
#define SPIx_CTARn_ASC_MASK (0xF00U)
#define SPIx_CTARn_ASC_SHIFT (8U)
#define SPIx_CTARn_ASC(x) (((uint32_t)(((uint32_t)(x)) << SPIx_CTARn_ASC_SHIFT)) & SPIx_CTARn_ASC_MASK)
#define SPIx_CTARn_CSSCK_MASK (0xF000U)
#define SPIx_CTARn_CSSCK_SHIFT (12U)
#define SPIx_CTARn_CSSCK(x) (((uint32_t)(((uint32_t)(x)) << SPIx_CTARn_CSSCK_SHIFT)) & SPIx_CTARn_CSSCK_MASK)
#define SPIx_CTARn_PBR_MASK (0x30000U)
#define SPIx_CTARn_PBR_SHIFT (16U)
#define SPIx_CTARn_PBR(x) (((uint32_t)(((uint32_t)(x)) << SPIx_CTARn_PBR_SHIFT)) & SPIx_CTARn_PBR_MASK)
#define SPIx_CTARn_PDT_MASK (0xC0000U)
#define SPIx_CTARn_PDT_SHIFT (18U)
#define SPIx_CTARn_PDT_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_CTARn_PDT_SHIFT)) & SPIx_CTARn_PDT_MASK)
#define SPIx_CTARn_PDT SPIx_CTARn_PDT_MASK
#define SPIx_CTARn_PASC_MASK (0x300000U)
#define SPIx_CTARn_PASC_SHIFT (20U)
#define SPIx_CTARn_PASC_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_CTARn_PASC_SHIFT)) & SPIx_CTARn_PASC_MASK)
#define SPIx_CTARn_PASC SPIx_CTARn_PASC_MASK
#define SPIx_CTARn_PCSSCK_MASK (0xC00000U)
#define SPIx_CTARn_PCSSCK_SHIFT (22U)
#define SPIx_CTARn_PCSSCK_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_CTARn_PCSSCK_SHIFT)) & SPIx_CTARn_PCSSCK_MASK)
#define SPIx_CTARn_PCSSCK SPIx_CTARn_PCSSCK_MASK
#define SPIx_CTARn_LSBFE_MASK (0x1000000U)
#define SPIx_CTARn_LSBFE_SHIFT (24U)
#define SPIx_CTARn_LSBFE_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_CTARn_LSBFE_SHIFT)) & SPIx_CTARn_LSBFE_MASK)
#define SPIx_CTARn_LSBFE SPIx_CTARn_LSBFE_MASK
#define SPIx_CTARn_CPHA_MASK (0x2000000U)
#define SPIx_CTARn_CPHA_SHIFT (25U)
#define SPIx_CTARn_CPHA_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_CTARn_CPHA_SHIFT)) & SPIx_CTARn_CPHA_MASK)
#define SPIx_CTARn_CPHA SPIx_CTARn_CPHA_MASK
#define SPIx_CTARn_CPOL_MASK (0x4000000U)
#define SPIx_CTARn_CPOL_SHIFT (26U)
#define SPIx_CTARn_CPOL_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_CTARn_CPOL_SHIFT)) & SPIx_CTARn_CPOL_MASK)
#define SPIx_CTARn_CPOL SPIx_CTARn_CPOL_MASK
#define SPIx_CTARn_FMSZ_MASK (0x78000000U)
#define SPIx_CTARn_FMSZ_SHIFT (27U)
#define SPIx_CTARn_FMSZ(x) (((uint32_t)(((uint32_t)(x)) << SPIx_CTARn_FMSZ_SHIFT)) & SPIx_CTARn_FMSZ_MASK)
#define SPIx_CTARn_DBR_MASK (0x80000000U)
#define SPIx_CTARn_DBR_SHIFT (31U)
#define SPIx_CTARn_DBR_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_CTARn_DBR_SHIFT)) & SPIx_CTARn_DBR_MASK)
#define SPIx_CTARn_DBR SPIx_CTARn_DBR_MASK
/* The count of SPIx_CTAR */
#define SPIx_CTARn_COUNT (2U)
/*! @name CTAR_SLAVE - Clock and Transfer Attributes Register (In Slave Mode) */
#define SPIx_CTARn_SLAVE_CPHA_MASK (0x2000000U)
#define SPIx_CTARn_SLAVE_CPHA_SHIFT (25U)
#define SPIx_CTARn_SLAVE_CPHA_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_CTARn_SLAVE_CPHA_SHIFT)) & SPIx_CTARn_SLAVE_CPHA_MASK)
#define SPIx_CTARn_SLAVE_CPHA SPIx_CTARn_SLAVE_CPHA_MASK
#define SPIx_CTARn_SLAVE_CPOL_MASK (0x4000000U)
#define SPIx_CTARn_SLAVE_CPOL_SHIFT (26U)
#define SPIx_CTARn_SLAVE_CPOL_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_CTARn_SLAVE_CPOL_SHIFT)) & SPIx_CTARn_SLAVE_CPOL_MASK)
#define SPIx_CTARn_SLAVE_CPOL SPIx_CTARn_SLAVE_CPOL_MASK
#define SPIx_CTARn_SLAVE_FMSZ_MASK (0x78000000U)
#define SPIx_CTARn_SLAVE_FMSZ_SHIFT (27U)
#define SPIx_CTARn_SLAVE_FMSZ_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_CTARn_SLAVE_FMSZ_SHIFT)) & SPIx_CTARn_SLAVE_FMSZ_MASK)
#define SPIx_CTARn_SLAVE_FMSZ SPIx_CTARn_SLAVE_FMSZ_MASK
/* The count of SPIx_CTARn_SLAVE */
#define SPIx_CTARn_SLAVE_COUNT (1U)
/*! @name SR - Status Register */
#define SPIx_SR_POPNXTPTR_MASK (0xFU)
#define SPIx_SR_POPNXTPTR_SHIFT (0U)
#define SPIx_SR_POPNXTPTR_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_SR_POPNXTPTR_SHIFT)) & SPIx_SR_POPNXTPTR_MASK)
#define SPIx_SR_POPNXTPTR SPIx_SR_POPNXTPTR_MASK
#define SPIx_SR_RXCTR_MASK (0xF0U)
#define SPIx_SR_RXCTR_SHIFT (4U)
#define SPIx_SR_RXCTR_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_SR_RXCTR_SHIFT)) & SPIx_SR_RXCTR_MASK)
#define SPIx_SR_RXCTR SPIx_SR_RXCTR_MASK
#define SPIx_SR_TXNXTPTR_MASK (0xF00U)
#define SPIx_SR_TXNXTPTR_SHIFT (8U)
#define SPIx_SR_TXNXTPTR_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_SR_TXNXTPTR_SHIFT)) & SPIx_SR_TXNXTPTR_MASK)
#define SPIx_SR_TXNXTPTR SPIx_SR_TXNXTPTR_MASK
#define SPIx_SR_TXCTR_MASK (0xF000U)
#define SPIx_SR_TXCTR_SHIFT (12U)
#define SPIx_SR_TXCTR_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_SR_TXCTR_SHIFT)) & SPIx_SR_TXCTR_MASK)
#define SPIx_SR_TXCTR SPIx_SR_TXCTR_MASK
#define SPIx_SR_RFDF_MASK (0x20000U)
#define SPIx_SR_RFDF_SHIFT (17U)
#define SPIx_SR_RFDF_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_SR_RFDF_SHIFT)) & SPIx_SR_RFDF_MASK)
#define SPIx_SR_RFDF SPIx_SR_RFDF_MASK
#define SPIx_SR_RFOF_MASK (0x80000U)
#define SPIx_SR_RFOF_SHIFT (19U)
#define SPIx_SR_RFOF_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_SR_RFOF_SHIFT)) & SPIx_SR_RFOF_MASK)
#define SPIx_SR_RFOF SPIx_SR_RFOF_MASK
#define SPIx_SR_TFFF_MASK (0x2000000U)
#define SPIx_SR_TFFF_SHIFT (25U)
#define SPIx_SR_TFFF_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_SR_TFFF_SHIFT)) & SPIx_SR_TFFF_MASK)
#define SPIx_SR_TFFF SPIx_SR_TFFF_MASK
#define SPIx_SR_TFUF_MASK (0x8000000U)
#define SPIx_SR_TFUF_SHIFT (27U)
#define SPIx_SR_TFUF_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_SR_TFUF_SHIFT)) & SPIx_SR_TFUF_MASK)
#define SPIx_SR_TFUF SPIx_SR_TFUF_MASK
#define SPIx_SR_EOQF_MASK (0x10000000U)
#define SPIx_SR_EOQF_SHIFT (28U)
#define SPIx_SR_EOQF_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_SR_EOQF_SHIFT)) & SPIx_SR_EOQF_MASK)
#define SPIx_SR_EOQF SPIx_SR_EOQF_MASK
#define SPIx_SR_TXRXS_MASK (0x40000000U)
#define SPIx_SR_TXRXS_SHIFT (30U)
#define SPIx_SR_TXRXS_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_SR_TXRXS_SHIFT)) & SPIx_SR_TXRXS_MASK)
#define SPIx_SR_TXRXS SPIx_SR_TXRXS_MASK
#define SPIx_SR_TCF_MASK (0x80000000U)
#define SPIx_SR_TCF_SHIFT (31U)
#define SPIx_SR_TCF_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_SR_TCF_SHIFT)) & SPIx_SR_TCF_MASK)
#define SPIx_SR_TCF SPIx_SR_TCF_MASK
/*! @name RSER - DMA/Interrupt Request Select and Enable Register */
#define SPIx_RSER_RFDF_DIRS_MASK (0x10000U)
#define SPIx_RSER_RFDF_DIRS_SHIFT (16U)
#define SPIx_RSER_RFDF_DIRS_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_RSER_RFDF_DIRS_SHIFT)) & SPIx_RSER_RFDF_DIRS_MASK)
#define SPIx_RSER_RFDF_DIRS SPIx_RSER_RFDF_DIRS_MASK
#define SPIx_RSER_RFDF_RE_MASK (0x20000U)
#define SPIx_RSER_RFDF_RE_SHIFT (17U)
#define SPIx_RSER_RFDF_RE_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_RSER_RFDF_RE_SHIFT)) & SPIx_RSER_RFDF_RE_MASK)
#define SPIx_RSER_RFDF_RE SPIx_RSER_RFDF_RE_MASK
#define SPIx_RSER_RFOF_RE_MASK (0x80000U)
#define SPIx_RSER_RFOF_RE_SHIFT (19U)
#define SPIx_RSER_RFOF_RE_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_RSER_RFOF_RE_SHIFT)) & SPIx_RSER_RFOF_RE_MASK)
#define SPIx_RSER_RFOF_RE SPIx_RSER_RFOF_RE_MASK
#define SPIx_RSER_TFFF_DIRS_MASK (0x1000000U)
#define SPIx_RSER_TFFF_DIRS_SHIFT (24U)
#define SPIx_RSER_TFFF_DIRS_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_RSER_TFFF_DIRS_SHIFT)) & SPIx_RSER_TFFF_DIRS_MASK)
#define SPIx_RSER_TFFF_DIRS SPIx_RSER_TFFF_DIRS_MASK
#define SPIx_RSER_TFFF_RE_MASK (0x2000000U)
#define SPIx_RSER_TFFF_RE_SHIFT (25U)
#define SPIx_RSER_TFFF_RE_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_RSER_TFFF_RE_SHIFT)) & SPIx_RSER_TFFF_RE_MASK)
#define SPIx_RSER_TFFF_RE SPIx_RSER_TFFF_RE_MASK
#define SPIx_RSER_TFUF_RE_MASK (0x8000000U)
#define SPIx_RSER_TFUF_RE_SHIFT (27U)
#define SPIx_RSER_TFUF_RE_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_RSER_TFUF_RE_SHIFT)) & SPIx_RSER_TFUF_RE_MASK)
#define SPIx_RSER_TFUF_RE SPIx_RSER_TFUF_RE_MASK
#define SPIx_RSER_EOQF_RE_MASK (0x10000000U)
#define SPIx_RSER_EOQF_RE_SHIFT (28U)
#define SPIx_RSER_EOQF_RE_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_RSER_EOQF_RE_SHIFT)) & SPIx_RSER_EOQF_RE_MASK)
#define SPIx_RSER_EOQF_RE SPIx_RSER_EOQF_RE_MASK
#define SPIx_RSER_TCF_RE_MASK (0x80000000U)
#define SPIx_RSER_TCF_RE_SHIFT (31U)
#define SPIx_RSER_TCF_RE_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_RSER_TCF_RE_SHIFT)) & SPIx_RSER_TCF_RE_MASK)
#define SPIx_RSER_TCF_RE SPIx_RSER_TCF_RE_MASK
/*! @name PUSHR - PUSH TX FIFO Register In Master Mode */
#define SPIx_PUSHR_TXDATA_MASK (0xFFFFU)
#define SPIx_PUSHR_TXDATA_SHIFT (0U)
#define SPIx_PUSHR_TXDATA(x) (((uint32_t)(((uint32_t)(x)) << SPIx_PUSHR_TXDATA_SHIFT)) & SPIx_PUSHR_TXDATA_MASK)
#define SPIx_PUSHR_PCS_MASK (0x3F0000U)
#define SPIx_PUSHR_PCS_SHIFT (16U)
#define SPIx_PUSHR_PCS(x) (((uint32_t)(((uint32_t)(x)) << SPIx_PUSHR_PCS_SHIFT)) & SPIx_PUSHR_PCS_MASK)
#define SPIx_PUSHR_CTCNT_MASK (0x4000000U)
#define SPIx_PUSHR_CTCNT_SHIFT (26U)
#define SPIx_PUSHR_CTCNT(x) (((uint32_t)(((uint32_t)(x)) << SPIx_PUSHR_CTCNT_SHIFT)) & SPIx_PUSHR_CTCNT_MASK)
#define SPIx_PUSHR_EOQ_MASK (0x8000000U)
#define SPIx_PUSHR_EOQ_SHIFT (27U)
#define SPIx_PUSHR_EOQ(x) (((uint32_t)(((uint32_t)(x)) << SPIx_PUSHR_EOQ_SHIFT)) & SPIx_PUSHR_EOQ_MASK)
#define SPIx_PUSHR_CTAS_MASK (0x70000000U)
#define SPIx_PUSHR_CTAS_SHIFT (28U)
#define SPIx_PUSHR_CTAS(x) (((uint32_t)(((uint32_t)(x)) << SPIx_PUSHR_CTAS_SHIFT)) & SPIx_PUSHR_CTAS_MASK)
#define SPIx_PUSHR_CONT_MASK (0x80000000U)
#define SPIx_PUSHR_CONT_SHIFT (31U)
#define SPIx_PUSHR_CONT(x) (((uint32_t)(((uint32_t)(x)) << SPIx_PUSHR_CONT_SHIFT)) & SPIx_PUSHR_CONT_MASK)
/*! @name PUSHR_SLAVE - PUSH TX FIFO Register In Slave Mode */
#define SPIx_PUSHR_SLAVE_TXDATA_MASK (0xFFFFFFFFU)
#define SPIx_PUSHR_SLAVE_TXDATA_SHIFT (0U)
#define SPIx_PUSHR_SLAVE_TXDATA_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_PUSHR_SLAVE_TXDATA_SHIFT)) & SPIx_PUSHR_SLAVE_TXDATA_MASK)
#define SPIx_PUSHR_SLAVE_TXDATA SPIx_PUSHR_SLAVE_TXDATA_MASK
/*! @name POPR - POP RX FIFO Register */
#define SPIx_POPR_RXDATA_MASK (0xFFFFFFFFU)
#define SPIx_POPR_RXDATA_SHIFT (0U)
#define SPIx_POPR_RXDATA_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_POPR_RXDATA_SHIFT)) & SPIx_POPR_RXDATA_MASK)
#define SPIx_POPR_RXDATA SPIx_POPR_RXDATA_MASK
/*! @name TXFR0 - Transmit FIFO Registers */
#define SPIx_TXFR0_TXDATA_MASK (0xFFFFU)
#define SPIx_TXFR0_TXDATA_SHIFT (0U)
#define SPIx_TXFR0_TXDATA_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_TXFR0_TXDATA_SHIFT)) & SPIx_TXFR0_TXDATA_MASK)
#define SPIx_TXFR0_TXDATA SPIx_TXFR0_TXDATA_MASK
#define SPIx_TXFR0_TXCMD_TXDATA_MASK (0xFFFF0000U)
#define SPIx_TXFR0_TXCMD_TXDATA_SHIFT (16U)
#define SPIx_TXFR0_TXCMD_TXDATA_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_TXFR0_TXCMD_TXDATA_SHIFT)) & SPIx_TXFR0_TXCMD_TXDATA_MASK)
#define SPIx_TXFR0_TXCMD_TXDATA SPIx_TXFR0_TXCMD_TXDATA_MASK
/*! @name TXFR1 - Transmit FIFO Registers */
#define SPIx_TXFR1_TXDATA_MASK (0xFFFFU)
#define SPIx_TXFR1_TXDATA_SHIFT (0U)
#define SPIx_TXFR1_TXDATA_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_TXFR1_TXDATA_SHIFT)) & SPIx_TXFR1_TXDATA_MASK)
#define SPIx_TXFR1_TXDATA SPIx_TXFR1_TXDATA_MASK
#define SPIx_TXFR1_TXCMD_TXDATA_MASK (0xFFFF0000U)
#define SPIx_TXFR1_TXCMD_TXDATA_SHIFT (16U)
#define SPIx_TXFR1_TXCMD_TXDATA_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_TXFR1_TXCMD_TXDATA_SHIFT)) & SPIx_TXFR1_TXCMD_TXDATA_MASK)
#define SPIx_TXFR1_TXCMD_TXDATA SPIx_TXFR1_TXCMD_TXDATA_MASK
/*! @name TXFR2 - Transmit FIFO Registers */
#define SPIx_TXFR2_TXDATA_MASK (0xFFFFU)
#define SPIx_TXFR2_TXDATA_SHIFT (0U)
#define SPIx_TXFR2_TXDATA_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_TXFR2_TXDATA_SHIFT)) & SPIx_TXFR2_TXDATA_MASK)
#define SPIx_TXFR2_TXDATA SPIx_TXFR2_TXDATA_MASK
#define SPIx_TXFR2_TXCMD_TXDATA_MASK (0xFFFF0000U)
#define SPIx_TXFR2_TXCMD_TXDATA_SHIFT (16U)
#define SPIx_TXFR2_TXCMD_TXDATA_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_TXFR2_TXCMD_TXDATA_SHIFT)) & SPIx_TXFR2_TXCMD_TXDATA_MASK)
#define SPIx_TXFR2_TXCMD_TXDATA SPIx_TXFR2_TXCMD_TXDATA_MASK
/*! @name TXFR3 - Transmit FIFO Registers */
#define SPIx_TXFR3_TXDATA_MASK (0xFFFFU)
#define SPIx_TXFR3_TXDATA_SHIFT (0U)
#define SPIx_TXFR3_TXDATA_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_TXFR3_TXDATA_SHIFT)) & SPIx_TXFR3_TXDATA_MASK)
#define SPIx_TXFR3_TXDATA SPIx_TXFR3_TXDATA_MASK
#define SPIx_TXFR3_TXCMD_TXDATA_MASK (0xFFFF0000U)
#define SPIx_TXFR3_TXCMD_TXDATA_SHIFT (16U)
#define SPIx_TXFR3_TXCMD_TXDATA_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_TXFR3_TXCMD_TXDATA_SHIFT)) & SPIx_TXFR3_TXCMD_TXDATA_MASK)
#define SPIx_TXFR3_TXCMD_TXDATA SPIx_TXFR3_TXCMD_TXDATA_MASK
/*! @name RXFR0 - Receive FIFO Registers */
#define SPIx_RXFR0_RXDATA_MASK (0xFFFFFFFFU)
#define SPIx_RXFR0_RXDATA_SHIFT (0U)
#define SPIx_RXFR0_RXDATA_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_RXFR0_RXDATA_SHIFT)) & SPIx_RXFR0_RXDATA_MASK)
#define SPIx_RXFR0_RXDATA SPIx_RXFR0_RXDATA_MASK
/*! @name RXFR1 - Receive FIFO Registers */
#define SPIx_RXFR1_RXDATA_MASK (0xFFFFFFFFU)
#define SPIx_RXFR1_RXDATA_SHIFT (0U)
#define SPIx_RXFR1_RXDATA_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_RXFR1_RXDATA_SHIFT)) & SPIx_RXFR1_RXDATA_MASK)
#define SPIx_RXFR1_RXDATA SPIx_RXFR1_RXDATA_MASK
/*! @name RXFR2 - Receive FIFO Registers */
#define SPIx_RXFR2_RXDATA_MASK (0xFFFFFFFFU)
#define SPIx_RXFR2_RXDATA_SHIFT (0U)
#define SPIx_RXFR2_RXDATA_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_RXFR2_RXDATA_SHIFT)) & SPIx_RXFR2_RXDATA_MASK)
#define SPIx_RXFR2_RXDATA SPIx_RXFR2_RXDATA_MASK
/*! @name RXFR3 - Receive FIFO Registers */
#define SPIx_RXFR3_RXDATA_MASK (0xFFFFFFFFU)
#define SPIx_RXFR3_RXDATA_SHIFT (0U)
#define SPIx_RXFR3_RXDATA_SET(x) (((uint32_t)(((uint32_t)(x)) << SPIx_RXFR3_RXDATA_SHIFT)) & SPIx_RXFR3_RXDATA_MASK)
#define SPIx_RXFR3_RXDATA SPIx_RXFR3_RXDATA_MASK
/*!
* @}
*/ /* end of group SPIx_Register_Masks */
/* SPI - Peripheral instance base addresses */
/** Peripheral SPI0 base address */
#define SPI0_BASE (0x4002C000u)
/** Peripheral SPI0 base pointer */
#define SPI0 ((SPI_TypeDef *)SPI0_BASE)
/** Peripheral SPI1 base address */
#define SPI1_BASE (0x4002D000u)
/** Peripheral SPI1 base pointer */
#define SPI1 ((SPI_TypeDef *)SPI1_BASE)
/** Peripheral SPI2 base address */
#define SPI2_BASE (0x400AC000u)
/** Peripheral SPI2 base pointer */
#define SPI2 ((SPI_TypeDef *)SPI2_BASE)
/** Array initializer of SPI peripheral base addresses */
#define SPIx_BASE_ADDRS { SPI0_BASE, SPI1_BASE, SPI2_BASE }
/** Array initializer of SPI peripheral base pointers */
#define SPIx_BASE_PTRS { SPI0, SPI1, SPI2 }
/** Interrupt vectors for the SPI peripheral type */
#define SPIx_IRQS { SPI0_IRQn, SPI1_IRQn, SPI2_IRQn }
/*!
* @}
*/ /* end of group SPIx_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- SYSMPU Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup SYSMPU_Peripheral_Access_Layer SYSMPU Peripheral Access Layer
* @{
*/
/** SYSMPU - Register Layout Typedef */
typedef struct {
__IO uint32_t CESR; /**< Control/Error Status Register, offset: 0x0 */
uint8_t RESERVED_0[12];
struct { /* offset: 0x10, array step: 0x8 */
__I uint32_t EAR; /**< Error Address Register, slave port n, array offset: 0x10, array step: 0x8 */
__I uint32_t EDR; /**< Error Detail Register, slave port n, array offset: 0x14, array step: 0x8 */
} SP[5];
uint8_t RESERVED_1[968];
__IO uint32_t WORD[12][4]; /**< Region Descriptor n, Word 0..Region Descriptor n, Word 3, array offset: 0x400, array step: index*0x10, index2*0x4 */
uint8_t RESERVED_2[832];
__IO uint32_t RGDAAC[12]; /**< Region Descriptor Alternate Access Control n, array offset: 0x800, array step: 0x4 */
} SYSMPU_TypeDef;
/* ----------------------------------------------------------------------------
-- SYSMPU Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup SYSMPU_Register_Masks SYSMPU Register Masks
* @{
*/
/*! @name CESR - Control/Error Status Register */
#define SYSMPU_CESR_VLD_MASK (0x1U)
#define SYSMPU_CESR_VLD_SHIFT (0U)
#define SYSMPU_CESR_VLD_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_CESR_VLD_SHIFT)) & SYSMPU_CESR_VLD_MASK)
#define SYSMPU_CESR_VLD SYSMPU_CESR_VLD_MASK
#define SYSMPU_CESR_NRGD_MASK (0xF00U)
#define SYSMPU_CESR_NRGD_SHIFT (8U)
#define SYSMPU_CESR_NRGD_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_CESR_NRGD_SHIFT)) & SYSMPU_CESR_NRGD_MASK)
#define SYSMPU_CESR_NRGD SYSMPU_CESR_NRGD_MASK
#define SYSMPU_CESR_NSP_MASK (0xF000U)
#define SYSMPU_CESR_NSP_SHIFT (12U)
#define SYSMPU_CESR_NSP_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_CESR_NSP_SHIFT)) & SYSMPU_CESR_NSP_MASK)
#define SYSMPU_CESR_NSP SYSMPU_CESR_NSP_MASK
#define SYSMPU_CESR_HRL_MASK (0xF0000U)
#define SYSMPU_CESR_HRL_SHIFT (16U)
#define SYSMPU_CESR_HRL_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_CESR_HRL_SHIFT)) & SYSMPU_CESR_HRL_MASK)
#define SYSMPU_CESR_HRL SYSMPU_CESR_HRL_MASK
#define SYSMPU_CESR_SPERR_MASK (0xF8000000U)
#define SYSMPU_CESR_SPERR_SHIFT (27U)
#define SYSMPU_CESR_SPERR_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_CESR_SPERR_SHIFT)) & SYSMPU_CESR_SPERR_MASK)
#define SYSMPU_CESR_SPERR SYSMPU_CESR_SPERR_MASK
/*! @name EAR - Error Address Register, slave port n */
#define SYSMPU_EAR_EADDR_MASK (0xFFFFFFFFU)
#define SYSMPU_EAR_EADDR_SHIFT (0U)
#define SYSMPU_EAR_EADDR_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_EAR_EADDR_SHIFT)) & SYSMPU_EAR_EADDR_MASK)
#define SYSMPU_EAR_EADDR SYSMPU_EAR_EADDR_MASK
/* The count of SYSMPU_EAR */
#define SYSMPU_EAR_COUNT (5U)
/*! @name EDR - Error Detail Register, slave port n */
#define SYSMPU_EDR_ERW_MASK (0x1U)
#define SYSMPU_EDR_ERW_SHIFT (0U)
#define SYSMPU_EDR_ERW_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_EDR_ERW_SHIFT)) & SYSMPU_EDR_ERW_MASK)
#define SYSMPU_EDR_ERW SYSMPU_EDR_ERW_MASK
#define SYSMPU_EDR_EATTR_MASK (0xEU)
#define SYSMPU_EDR_EATTR_SHIFT (1U)
#define SYSMPU_EDR_EATTR_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_EDR_EATTR_SHIFT)) & SYSMPU_EDR_EATTR_MASK)
#define SYSMPU_EDR_EATTR SYSMPU_EDR_EATTR_MASK
#define SYSMPU_EDR_EMN_MASK (0xF0U)
#define SYSMPU_EDR_EMN_SHIFT (4U)
#define SYSMPU_EDR_EMN_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_EDR_EMN_SHIFT)) & SYSMPU_EDR_EMN_MASK)
#define SYSMPU_EDR_EMN SYSMPU_EDR_EMN_MASK
#define SYSMPU_EDR_EPID_MASK (0xFF00U)
#define SYSMPU_EDR_EPID_SHIFT (8U)
#define SYSMPU_EDR_EPID_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_EDR_EPID_SHIFT)) & SYSMPU_EDR_EPID_MASK)
#define SYSMPU_EDR_EPID SYSMPU_EDR_EPID_MASK
#define SYSMPU_EDR_EACD_MASK (0xFFFF0000U)
#define SYSMPU_EDR_EACD_SHIFT (16U)
#define SYSMPU_EDR_EACD_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_EDR_EACD_SHIFT)) & SYSMPU_EDR_EACD_MASK)
#define SYSMPU_EDR_EACD SYSMPU_EDR_EACD_MASK
/* The count of SYSMPU_EDR */
#define SYSMPU_EDR_COUNT (5U)
/*! @name WORD - Region Descriptor n, Word 0..Region Descriptor n, Word 3 */
#define SYSMPU_WORD_VLD_MASK (0x1U)
#define SYSMPU_WORD_VLD_SHIFT (0U)
#define SYSMPU_WORD_VLD_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_VLD_SHIFT)) & SYSMPU_WORD_VLD_MASK)
#define SYSMPU_WORD_VLD SYSMPU_WORD_VLD_MASK
#define SYSMPU_WORD_M0UM_MASK (0x7U)
#define SYSMPU_WORD_M0UM_SHIFT (0U)
#define SYSMPU_WORD_M0UM_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_M0UM_SHIFT)) & SYSMPU_WORD_M0UM_MASK)
#define SYSMPU_WORD_M0UM SYSMPU_WORD_M0UM_MASK
#define SYSMPU_WORD_M0SM_MASK (0x18U)
#define SYSMPU_WORD_M0SM_SHIFT (3U)
#define SYSMPU_WORD_M0SM_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_M0SM_SHIFT)) & SYSMPU_WORD_M0SM_MASK)
#define SYSMPU_WORD_M0SM SYSMPU_WORD_M0SM_MASK
#define SYSMPU_WORD_M0PE_MASK (0x20U)
#define SYSMPU_WORD_M0PE_SHIFT (5U)
#define SYSMPU_WORD_M0PE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_M0PE_SHIFT)) & SYSMPU_WORD_M0PE_MASK)
#define SYSMPU_WORD_M0PE SYSMPU_WORD_M0PE_MASK
#define SYSMPU_WORD_ENDADDR_MASK (0xFFFFFFE0U)
#define SYSMPU_WORD_ENDADDR_SHIFT (5U)
#define SYSMPU_WORD_ENDADDR_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_ENDADDR_SHIFT)) & SYSMPU_WORD_ENDADDR_MASK)
#define SYSMPU_WORD_ENDADDR SYSMPU_WORD_ENDADDR_MASK
#define SYSMPU_WORD_SRTADDR_MASK (0xFFFFFFE0U)
#define SYSMPU_WORD_SRTADDR_SHIFT (5U)
#define SYSMPU_WORD_SRTADDR_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_SRTADDR_SHIFT)) & SYSMPU_WORD_SRTADDR_MASK)
#define SYSMPU_WORD_SRTADDR SYSMPU_WORD_SRTADDR_MASK
#define SYSMPU_WORD_M1UM_MASK (0x1C0U)
#define SYSMPU_WORD_M1UM_SHIFT (6U)
#define SYSMPU_WORD_M1UM_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_M1UM_SHIFT)) & SYSMPU_WORD_M1UM_MASK)
#define SYSMPU_WORD_M1UM SYSMPU_WORD_M1UM_MASK
#define SYSMPU_WORD_M1SM_MASK (0x600U)
#define SYSMPU_WORD_M1SM_SHIFT (9U)
#define SYSMPU_WORD_M1SM_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_M1SM_SHIFT)) & SYSMPU_WORD_M1SM_MASK)
#define SYSMPU_WORD_M1SM SYSMPU_WORD_M1SM_MASK
#define SYSMPU_WORD_M1PE_MASK (0x800U)
#define SYSMPU_WORD_M1PE_SHIFT (11U)
#define SYSMPU_WORD_M1PE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_M1PE_SHIFT)) & SYSMPU_WORD_M1PE_MASK)
#define SYSMPU_WORD_M1PE SYSMPU_WORD_M1PE_MASK
#define SYSMPU_WORD_M2UM_MASK (0x7000U)
#define SYSMPU_WORD_M2UM_SHIFT (12U)
#define SYSMPU_WORD_M2UM_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_M2UM_SHIFT)) & SYSMPU_WORD_M2UM_MASK)
#define SYSMPU_WORD_M2UM SYSMPU_WORD_M2UM_MASK
#define SYSMPU_WORD_M2SM_MASK (0x18000U)
#define SYSMPU_WORD_M2SM_SHIFT (15U)
#define SYSMPU_WORD_M2SM_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_M2SM_SHIFT)) & SYSMPU_WORD_M2SM_MASK)
#define SYSMPU_WORD_M2SM SYSMPU_WORD_M2SM_MASK
#define SYSMPU_WORD_PIDMASK_MASK (0xFF0000U)
#define SYSMPU_WORD_PIDMASK_SHIFT (16U)
#define SYSMPU_WORD_PIDMASK_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_PIDMASK_SHIFT)) & SYSMPU_WORD_PIDMASK_MASK)
#define SYSMPU_WORD_PIDMASK SYSMPU_WORD_PIDMASK_MASK
#define SYSMPU_WORD_M2PE_MASK (0x20000U)
#define SYSMPU_WORD_M2PE_SHIFT (17U)
#define SYSMPU_WORD_M2PE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_M2PE_SHIFT)) & SYSMPU_WORD_M2PE_MASK)
#define SYSMPU_WORD_M2PE SYSMPU_WORD_M2PE_MASK
#define SYSMPU_WORD_M3UM_MASK (0x1C0000U)
#define SYSMPU_WORD_M3UM_SHIFT (18U)
#define SYSMPU_WORD_M3UM_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_M3UM_SHIFT)) & SYSMPU_WORD_M3UM_MASK)
#define SYSMPU_WORD_M3UM SYSMPU_WORD_M3UM_MASK
#define SYSMPU_WORD_M3SM_MASK (0x600000U)
#define SYSMPU_WORD_M3SM_SHIFT (21U)
#define SYSMPU_WORD_M3SM_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_M3SM_SHIFT)) & SYSMPU_WORD_M3SM_MASK)
#define SYSMPU_WORD_M3SM SYSMPU_WORD_M3SM_MASK
#define SYSMPU_WORD_M3PE_MASK (0x800000U)
#define SYSMPU_WORD_M3PE_SHIFT (23U)
#define SYSMPU_WORD_M3PE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_M3PE_SHIFT)) & SYSMPU_WORD_M3PE_MASK)
#define SYSMPU_WORD_M3PE SYSMPU_WORD_M3PE_MASK
#define SYSMPU_WORD_PID_MASK (0xFF000000U)
#define SYSMPU_WORD_PID_SHIFT (24U)
#define SYSMPU_WORD_PID_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_PID_SHIFT)) & SYSMPU_WORD_PID_MASK)
#define SYSMPU_WORD_PID SYSMPU_WORD_PID_MASK
#define SYSMPU_WORD_M4WE_MASK (0x1000000U)
#define SYSMPU_WORD_M4WE_SHIFT (24U)
#define SYSMPU_WORD_M4WE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_M4WE_SHIFT)) & SYSMPU_WORD_M4WE_MASK)
#define SYSMPU_WORD_M4WE SYSMPU_WORD_M4WE_MASK
#define SYSMPU_WORD_M4RE_MASK (0x2000000U)
#define SYSMPU_WORD_M4RE_SHIFT (25U)
#define SYSMPU_WORD_M4RE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_M4RE_SHIFT)) & SYSMPU_WORD_M4RE_MASK)
#define SYSMPU_WORD_M4RE SYSMPU_WORD_M4RE_MASK
#define SYSMPU_WORD_M5WE_MASK (0x4000000U)
#define SYSMPU_WORD_M5WE_SHIFT (26U)
#define SYSMPU_WORD_M5WE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_M5WE_SHIFT)) & SYSMPU_WORD_M5WE_MASK)
#define SYSMPU_WORD_M5WE SYSMPU_WORD_M5WE_MASK
#define SYSMPU_WORD_M5RE_MASK (0x8000000U)
#define SYSMPU_WORD_M5RE_SHIFT (27U)
#define SYSMPU_WORD_M5RE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_M5RE_SHIFT)) & SYSMPU_WORD_M5RE_MASK)
#define SYSMPU_WORD_M5RE SYSMPU_WORD_M5RE_MASK
#define SYSMPU_WORD_M6WE_MASK (0x10000000U)
#define SYSMPU_WORD_M6WE_SHIFT (28U)
#define SYSMPU_WORD_M6WE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_M6WE_SHIFT)) & SYSMPU_WORD_M6WE_MASK)
#define SYSMPU_WORD_M6WE SYSMPU_WORD_M6WE_MASK
#define SYSMPU_WORD_M6RE_MASK (0x20000000U)
#define SYSMPU_WORD_M6RE_SHIFT (29U)
#define SYSMPU_WORD_M6RE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_M6RE_SHIFT)) & SYSMPU_WORD_M6RE_MASK)
#define SYSMPU_WORD_M6RE SYSMPU_WORD_M6RE_MASK
#define SYSMPU_WORD_M7WE_MASK (0x40000000U)
#define SYSMPU_WORD_M7WE_SHIFT (30U)
#define SYSMPU_WORD_M7WE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_M7WE_SHIFT)) & SYSMPU_WORD_M7WE_MASK)
#define SYSMPU_WORD_M7WE SYSMPU_WORD_M7WE_MASK
#define SYSMPU_WORD_M7RE_MASK (0x80000000U)
#define SYSMPU_WORD_M7RE_SHIFT (31U)
#define SYSMPU_WORD_M7RE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_WORD_M7RE_SHIFT)) & SYSMPU_WORD_M7RE_MASK)
#define SYSMPU_WORD_M7RE SYSMPU_WORD_M7RE_MASK
/* The count of SYSMPU_WORD */
#define SYSMPU_WORD_COUNT (12U)
/* The count of SYSMPU_WORD */
#define SYSMPU_WORD_COUNT2 (4U)
/*! @name RGDAAC - Region Descriptor Alternate Access Control n */
#define SYSMPU_RGDAAC_M0UM_MASK (0x7U)
#define SYSMPU_RGDAAC_M0UM_SHIFT (0U)
#define SYSMPU_RGDAAC_M0UM_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_RGDAAC_M0UM_SHIFT)) & SYSMPU_RGDAAC_M0UM_MASK)
#define SYSMPU_RGDAAC_M0UM SYSMPU_RGDAAC_M0UM_MASK
#define SYSMPU_RGDAAC_M0SM_MASK (0x18U)
#define SYSMPU_RGDAAC_M0SM_SHIFT (3U)
#define SYSMPU_RGDAAC_M0SM_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_RGDAAC_M0SM_SHIFT)) & SYSMPU_RGDAAC_M0SM_MASK)
#define SYSMPU_RGDAAC_M0SM SYSMPU_RGDAAC_M0SM_MASK
#define SYSMPU_RGDAAC_M0PE_MASK (0x20U)
#define SYSMPU_RGDAAC_M0PE_SHIFT (5U)
#define SYSMPU_RGDAAC_M0PE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_RGDAAC_M0PE_SHIFT)) & SYSMPU_RGDAAC_M0PE_MASK)
#define SYSMPU_RGDAAC_M0PE SYSMPU_RGDAAC_M0PE_MASK
#define SYSMPU_RGDAAC_M1UM_MASK (0x1C0U)
#define SYSMPU_RGDAAC_M1UM_SHIFT (6U)
#define SYSMPU_RGDAAC_M1UM_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_RGDAAC_M1UM_SHIFT)) & SYSMPU_RGDAAC_M1UM_MASK)
#define SYSMPU_RGDAAC_M1UM SYSMPU_RGDAAC_M1UM_MASK
#define SYSMPU_RGDAAC_M1SM_MASK (0x600U)
#define SYSMPU_RGDAAC_M1SM_SHIFT (9U)
#define SYSMPU_RGDAAC_M1SM_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_RGDAAC_M1SM_SHIFT)) & SYSMPU_RGDAAC_M1SM_MASK)
#define SYSMPU_RGDAAC_M1SM SYSMPU_RGDAAC_M1SM_MASK
#define SYSMPU_RGDAAC_M1PE_MASK (0x800U)
#define SYSMPU_RGDAAC_M1PE_SHIFT (11U)
#define SYSMPU_RGDAAC_M1PE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_RGDAAC_M1PE_SHIFT)) & SYSMPU_RGDAAC_M1PE_MASK)
#define SYSMPU_RGDAAC_M1PE SYSMPU_RGDAAC_M1PE_MASK
#define SYSMPU_RGDAAC_M2UM_MASK (0x7000U)
#define SYSMPU_RGDAAC_M2UM_SHIFT (12U)
#define SYSMPU_RGDAAC_M2UM_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_RGDAAC_M2UM_SHIFT)) & SYSMPU_RGDAAC_M2UM_MASK)
#define SYSMPU_RGDAAC_M2UM SYSMPU_RGDAAC_M2UM_MASK
#define SYSMPU_RGDAAC_M2SM_MASK (0x18000U)
#define SYSMPU_RGDAAC_M2SM_SHIFT (15U)
#define SYSMPU_RGDAAC_M2SM_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_RGDAAC_M2SM_SHIFT)) & SYSMPU_RGDAAC_M2SM_MASK)
#define SYSMPU_RGDAAC_M2SM SYSMPU_RGDAAC_M2SM_MASK
#define SYSMPU_RGDAAC_M2PE_MASK (0x20000U)
#define SYSMPU_RGDAAC_M2PE_SHIFT (17U)
#define SYSMPU_RGDAAC_M2PE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_RGDAAC_M2PE_SHIFT)) & SYSMPU_RGDAAC_M2PE_MASK)
#define SYSMPU_RGDAAC_M2PE SYSMPU_RGDAAC_M2PE_MASK
#define SYSMPU_RGDAAC_M3UM_MASK (0x1C0000U)
#define SYSMPU_RGDAAC_M3UM_SHIFT (18U)
#define SYSMPU_RGDAAC_M3UM_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_RGDAAC_M3UM_SHIFT)) & SYSMPU_RGDAAC_M3UM_MASK)
#define SYSMPU_RGDAAC_M3UM SYSMPU_RGDAAC_M3UM_MASK
#define SYSMPU_RGDAAC_M3SM_MASK (0x600000U)
#define SYSMPU_RGDAAC_M3SM_SHIFT (21U)
#define SYSMPU_RGDAAC_M3SM_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_RGDAAC_M3SM_SHIFT)) & SYSMPU_RGDAAC_M3SM_MASK)
#define SYSMPU_RGDAAC_M3SM SYSMPU_RGDAAC_M3SM_MASK
#define SYSMPU_RGDAAC_M3PE_MASK (0x800000U)
#define SYSMPU_RGDAAC_M3PE_SHIFT (23U)
#define SYSMPU_RGDAAC_M3PE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_RGDAAC_M3PE_SHIFT)) & SYSMPU_RGDAAC_M3PE_MASK)
#define SYSMPU_RGDAAC_M3PE SYSMPU_RGDAAC_M3PE_MASK
#define SYSMPU_RGDAAC_M4WE_MASK (0x1000000U)
#define SYSMPU_RGDAAC_M4WE_SHIFT (24U)
#define SYSMPU_RGDAAC_M4WE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_RGDAAC_M4WE_SHIFT)) & SYSMPU_RGDAAC_M4WE_MASK)
#define SYSMPU_RGDAAC_M4WE SYSMPU_RGDAAC_M4WE_MASK
#define SYSMPU_RGDAAC_M4RE_MASK (0x2000000U)
#define SYSMPU_RGDAAC_M4RE_SHIFT (25U)
#define SYSMPU_RGDAAC_M4RE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_RGDAAC_M4RE_SHIFT)) & SYSMPU_RGDAAC_M4RE_MASK)
#define SYSMPU_RGDAAC_M4RE SYSMPU_RGDAAC_M4RE_MASK
#define SYSMPU_RGDAAC_M5WE_MASK (0x4000000U)
#define SYSMPU_RGDAAC_M5WE_SHIFT (26U)
#define SYSMPU_RGDAAC_M5WE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_RGDAAC_M5WE_SHIFT)) & SYSMPU_RGDAAC_M5WE_MASK)
#define SYSMPU_RGDAAC_M5WE SYSMPU_RGDAAC_M5WE_MASK
#define SYSMPU_RGDAAC_M5RE_MASK (0x8000000U)
#define SYSMPU_RGDAAC_M5RE_SHIFT (27U)
#define SYSMPU_RGDAAC_M5RE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_RGDAAC_M5RE_SHIFT)) & SYSMPU_RGDAAC_M5RE_MASK)
#define SYSMPU_RGDAAC_M5RE SYSMPU_RGDAAC_M5RE_MASK
#define SYSMPU_RGDAAC_M6WE_MASK (0x10000000U)
#define SYSMPU_RGDAAC_M6WE_SHIFT (28U)
#define SYSMPU_RGDAAC_M6WE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_RGDAAC_M6WE_SHIFT)) & SYSMPU_RGDAAC_M6WE_MASK)
#define SYSMPU_RGDAAC_M6WE SYSMPU_RGDAAC_M6WE_MASK
#define SYSMPU_RGDAAC_M6RE_MASK (0x20000000U)
#define SYSMPU_RGDAAC_M6RE_SHIFT (29U)
#define SYSMPU_RGDAAC_M6RE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_RGDAAC_M6RE_SHIFT)) & SYSMPU_RGDAAC_M6RE_MASK)
#define SYSMPU_RGDAAC_M6RE SYSMPU_RGDAAC_M6RE_MASK
#define SYSMPU_RGDAAC_M7WE_MASK (0x40000000U)
#define SYSMPU_RGDAAC_M7WE_SHIFT (30U)
#define SYSMPU_RGDAAC_M7WE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_RGDAAC_M7WE_SHIFT)) & SYSMPU_RGDAAC_M7WE_MASK)
#define SYSMPU_RGDAAC_M7WE SYSMPU_RGDAAC_M7WE_MASK
#define SYSMPU_RGDAAC_M7RE_MASK (0x80000000U)
#define SYSMPU_RGDAAC_M7RE_SHIFT (31U)
#define SYSMPU_RGDAAC_M7RE_SET(x) (((uint32_t)(((uint32_t)(x)) << SYSMPU_RGDAAC_M7RE_SHIFT)) & SYSMPU_RGDAAC_M7RE_MASK)
#define SYSMPU_RGDAAC_M7RE SYSMPU_RGDAAC_M7RE_MASK
/* The count of SYSMPU_RGDAAC */
#define SYSMPU_RGDAAC_COUNT (12U)
/*!
* @}
*/ /* end of group SYSMPU_Register_Masks */
/* SYSMPU - Peripheral instance base addresses */
/** Peripheral SYSMPU base address */
#define SYSMPU_BASE (0x4000D000u)
/** Peripheral SYSMPU base pointer */
#define SYSMPU ((SYSMPU_TypeDef *)SYSMPU_BASE)
/** Array initializer of SYSMPU peripheral base addresses */
#define SYSMPU_BASE_ADDRS { SYSMPU_BASE }
/** Array initializer of SYSMPU peripheral base pointers */
#define SYSMPU_BASE_PTRS { SYSMPU }
/*!
* @}
*/ /* end of group SYSMPU_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- TPM Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup TPM_Peripheral_Access_Layer TPM Peripheral Access Layer
* @{
*/
/** TPM - Register Layout Typedef */
typedef struct {
__IO uint32_t SC; /**< Status and Control, offset: 0x0 */
__IO uint32_t CNT; /**< Counter, offset: 0x4 */
__IO uint32_t MOD; /**< Modulo, offset: 0x8 */
struct { /* offset: 0xC, array step: 0x8 */
__IO uint32_t CnSC; /**< Channel (n) Status and Control, array offset: 0xC, array step: 0x8 */
__IO uint32_t CnV; /**< Channel (n) Value, array offset: 0x10, array step: 0x8 */
} CONTROLS[2];
uint8_t RESERVED_0[52];
__IO uint32_t STATUS; /**< Capture and Compare Status, offset: 0x50 */
uint8_t RESERVED_1[16];
__IO uint32_t COMBINE; /**< Combine Channel Register, offset: 0x64 */
uint8_t RESERVED_2[8];
__IO uint32_t POL; /**< Channel Polarity, offset: 0x70 */
uint8_t RESERVED_3[4];
__IO uint32_t FILTER; /**< Filter Control, offset: 0x78 */
uint8_t RESERVED_4[4];
__IO uint32_t QDCTRL; /**< Quadrature Decoder Control and Status, offset: 0x80 */
__IO uint32_t CONF; /**< Configuration, offset: 0x84 */
} TPM_TypeDef;
/* ----------------------------------------------------------------------------
-- TPM Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup TPM_Register_Masks TPM Register Masks
* @{
*/
/*! @name SC - Status and Control */
#define TPM_SC_PS_MASK (0x7U)
#define TPM_SC_PS_SHIFT (0U)
#define TPM_SC_PS_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_SC_PS_SHIFT)) & TPM_SC_PS_MASK)
#define TPM_SC_PS TPM_SC_PS_MASK
#define TPM_SC_CMOD_MASK (0x18U)
#define TPM_SC_CMOD_SHIFT (3U)
#define TPM_SC_CMOD_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_SC_CMOD_SHIFT)) & TPM_SC_CMOD_MASK)
#define TPM_SC_CMOD TPM_SC_CMOD_MASK
#define TPM_SC_CPWMS_MASK (0x20U)
#define TPM_SC_CPWMS_SHIFT (5U)
#define TPM_SC_CPWMS_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_SC_CPWMS_SHIFT)) & TPM_SC_CPWMS_MASK)
#define TPM_SC_CPWMS TPM_SC_CPWMS_MASK
#define TPM_SC_TOIE_MASK (0x40U)
#define TPM_SC_TOIE_SHIFT (6U)
#define TPM_SC_TOIE_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_SC_TOIE_SHIFT)) & TPM_SC_TOIE_MASK)
#define TPM_SC_TOIE TPM_SC_TOIE_MASK
#define TPM_SC_TOF_MASK (0x80U)
#define TPM_SC_TOF_SHIFT (7U)
#define TPM_SC_TOF_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_SC_TOF_SHIFT)) & TPM_SC_TOF_MASK)
#define TPM_SC_TOF TPM_SC_TOF_MASK
#define TPM_SC_DMA_MASK (0x100U)
#define TPM_SC_DMA_SHIFT (8U)
#define TPM_SC_DMA_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_SC_DMA_SHIFT)) & TPM_SC_DMA_MASK)
#define TPM_SC_DMA TPM_SC_DMA_MASK
/*! @name CNT - Counter */
#define TPM_CNT_COUNT_MASK (0xFFFFU)
#define TPM_CNT_COUNT_SHIFT (0U)
#define TPM_CNT_COUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_CNT_COUNT_SHIFT)) & TPM_CNT_COUNT_MASK)
#define TPM_CNT_COUNT TPM_CNT_COUNT_MASK
/*! @name MOD - Modulo */
#define TPM_MOD_MOD_MASK (0xFFFFU)
#define TPM_MOD_MOD_SHIFT (0U)
#define TPM_MOD_MOD_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_MOD_MOD_SHIFT)) & TPM_MOD_MOD_MASK)
#define TPM_MOD_MOD TPM_MOD_MOD_MASK
/*! @name CnSC - Channel (n) Status and Control */
#define TPM_CnSC_DMA_MASK (0x1U)
#define TPM_CnSC_DMA_SHIFT (0U)
#define TPM_CnSC_DMA_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_CnSC_DMA_SHIFT)) & TPM_CnSC_DMA_MASK)
#define TPM_CnSC_DMA TPM_CnSC_DMA_MASK
#define TPM_CnSC_ELSA_MASK (0x4U)
#define TPM_CnSC_ELSA_SHIFT (2U)
#define TPM_CnSC_ELSA_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_CnSC_ELSA_SHIFT)) & TPM_CnSC_ELSA_MASK)
#define TPM_CnSC_ELSA TPM_CnSC_ELSA_MASK
#define TPM_CnSC_ELSB_MASK (0x8U)
#define TPM_CnSC_ELSB_SHIFT (3U)
#define TPM_CnSC_ELSB_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_CnSC_ELSB_SHIFT)) & TPM_CnSC_ELSB_MASK)
#define TPM_CnSC_ELSB TPM_CnSC_ELSB_MASK
#define TPM_CnSC_MSA_MASK (0x10U)
#define TPM_CnSC_MSA_SHIFT (4U)
#define TPM_CnSC_MSA_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_CnSC_MSA_SHIFT)) & TPM_CnSC_MSA_MASK)
#define TPM_CnSC_MSA TPM_CnSC_MSA_MASK
#define TPM_CnSC_MSB_MASK (0x20U)
#define TPM_CnSC_MSB_SHIFT (5U)
#define TPM_CnSC_MSB_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_CnSC_MSB_SHIFT)) & TPM_CnSC_MSB_MASK)
#define TPM_CnSC_MSB TPM_CnSC_MSB_MASK
#define TPM_CnSC_CHIE_MASK (0x40U)
#define TPM_CnSC_CHIE_SHIFT (6U)
#define TPM_CnSC_CHIE_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_CnSC_CHIE_SHIFT)) & TPM_CnSC_CHIE_MASK)
#define TPM_CnSC_CHIE TPM_CnSC_CHIE_MASK
#define TPM_CnSC_CHF_MASK (0x80U)
#define TPM_CnSC_CHF_SHIFT (7U)
#define TPM_CnSC_CHF_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_CnSC_CHF_SHIFT)) & TPM_CnSC_CHF_MASK)
#define TPM_CnSC_CHF TPM_CnSC_CHF_MASK
/* The count of TPM_CnSC */
#define TPM_CnSC_COUNT (2U)
/*! @name CnV - Channel (n) Value */
#define TPM_CnV_VAL_MASK (0xFFFFU)
#define TPM_CnV_VAL_SHIFT (0U)
#define TPM_CnV_VAL_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
#define TPM_CnV_VAL TPM_CnV_VAL_MASK
/* The count of TPM_CnV */
#define TPM_CnV_COUNT (2U)
/*! @name STATUS - Capture and Compare Status */
#define TPM_STATUS_CH0F_MASK (0x1U)
#define TPM_STATUS_CH0F_SHIFT (0U)
#define TPM_STATUS_CH0F_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_STATUS_CH0F_SHIFT)) & TPM_STATUS_CH0F_MASK)
#define TPM_STATUS_CH0F TPM_STATUS_CH0F_MASK
#define TPM_STATUS_CH1F_MASK (0x2U)
#define TPM_STATUS_CH1F_SHIFT (1U)
#define TPM_STATUS_CH1F_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_STATUS_CH1F_SHIFT)) & TPM_STATUS_CH1F_MASK)
#define TPM_STATUS_CH1F TPM_STATUS_CH1F_MASK
#define TPM_STATUS_TOF_MASK (0x100U)
#define TPM_STATUS_TOF_SHIFT (8U)
#define TPM_STATUS_TOF_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_STATUS_TOF_SHIFT)) & TPM_STATUS_TOF_MASK)
#define TPM_STATUS_TOF TPM_STATUS_TOF_MASK
/*! @name COMBINE - Combine Channel Register */
#define TPM_COMBINE_COMBINE0_MASK (0x1U)
#define TPM_COMBINE_COMBINE0_SHIFT (0U)
#define TPM_COMBINE_COMBINE0_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_COMBINE_COMBINE0_SHIFT)) & TPM_COMBINE_COMBINE0_MASK)
#define TPM_COMBINE_COMBINE0 TPM_COMBINE_COMBINE0_MASK
#define TPM_COMBINE_COMSWAP0_MASK (0x2U)
#define TPM_COMBINE_COMSWAP0_SHIFT (1U)
#define TPM_COMBINE_COMSWAP0_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_COMBINE_COMSWAP0_SHIFT)) & TPM_COMBINE_COMSWAP0_MASK)
#define TPM_COMBINE_COMSWAP0 TPM_COMBINE_COMSWAP0_MASK
/*! @name POL - Channel Polarity */
#define TPM_POL_POL0_MASK (0x1U)
#define TPM_POL_POL0_SHIFT (0U)
#define TPM_POL_POL0_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_POL_POL0_SHIFT)) & TPM_POL_POL0_MASK)
#define TPM_POL_POL0 TPM_POL_POL0_MASK
#define TPM_POL_POL1_MASK (0x2U)
#define TPM_POL_POL1_SHIFT (1U)
#define TPM_POL_POL1_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_POL_POL1_SHIFT)) & TPM_POL_POL1_MASK)
#define TPM_POL_POL1 TPM_POL_POL1_MASK
/*! @name FILTER - Filter Control */
#define TPM_FILTER_CH0FVAL_MASK (0xFU)
#define TPM_FILTER_CH0FVAL_SHIFT (0U)
#define TPM_FILTER_CH0FVAL_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_FILTER_CH0FVAL_SHIFT)) & TPM_FILTER_CH0FVAL_MASK)
#define TPM_FILTER_CH0FVAL TPM_FILTER_CH0FVAL_MASK
#define TPM_FILTER_CH1FVAL_MASK (0xF0U)
#define TPM_FILTER_CH1FVAL_SHIFT (4U)
#define TPM_FILTER_CH1FVAL_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_FILTER_CH1FVAL_SHIFT)) & TPM_FILTER_CH1FVAL_MASK)
#define TPM_FILTER_CH1FVAL TPM_FILTER_CH1FVAL_MASK
/*! @name QDCTRL - Quadrature Decoder Control and Status */
#define TPM_QDCTRL_QUADEN_MASK (0x1U)
#define TPM_QDCTRL_QUADEN_SHIFT (0U)
#define TPM_QDCTRL_QUADEN_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_QDCTRL_QUADEN_SHIFT)) & TPM_QDCTRL_QUADEN_MASK)
#define TPM_QDCTRL_QUADEN TPM_QDCTRL_QUADEN_MASK
#define TPM_QDCTRL_TOFDIR_MASK (0x2U)
#define TPM_QDCTRL_TOFDIR_SHIFT (1U)
#define TPM_QDCTRL_TOFDIR_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_QDCTRL_TOFDIR_SHIFT)) & TPM_QDCTRL_TOFDIR_MASK)
#define TPM_QDCTRL_TOFDIR TPM_QDCTRL_TOFDIR_MASK
#define TPM_QDCTRL_QUADIR_MASK (0x4U)
#define TPM_QDCTRL_QUADIR_SHIFT (2U)
#define TPM_QDCTRL_QUADIR_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_QDCTRL_QUADIR_SHIFT)) & TPM_QDCTRL_QUADIR_MASK)
#define TPM_QDCTRL_QUADIR TPM_QDCTRL_QUADIR_MASK
#define TPM_QDCTRL_QUADMODE_MASK (0x8U)
#define TPM_QDCTRL_QUADMODE_SHIFT (3U)
#define TPM_QDCTRL_QUADMODE_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_QDCTRL_QUADMODE_SHIFT)) & TPM_QDCTRL_QUADMODE_MASK)
#define TPM_QDCTRL_QUADMODE TPM_QDCTRL_QUADMODE_MASK
/*! @name CONF - Configuration */
#define TPM_CONF_DOZEEN_MASK (0x20U)
#define TPM_CONF_DOZEEN_SHIFT (5U)
#define TPM_CONF_DOZEEN_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_CONF_DOZEEN_SHIFT)) & TPM_CONF_DOZEEN_MASK)
#define TPM_CONF_DOZEEN TPM_CONF_DOZEEN_MASK
#define TPM_CONF_DBGMODE_MASK (0xC0U)
#define TPM_CONF_DBGMODE_SHIFT (6U)
#define TPM_CONF_DBGMODE_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_CONF_DBGMODE_SHIFT)) & TPM_CONF_DBGMODE_MASK)
#define TPM_CONF_DBGMODE TPM_CONF_DBGMODE_MASK
#define TPM_CONF_GTBSYNC_MASK (0x100U)
#define TPM_CONF_GTBSYNC_SHIFT (8U)
#define TPM_CONF_GTBSYNC_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_CONF_GTBSYNC_SHIFT)) & TPM_CONF_GTBSYNC_MASK)
#define TPM_CONF_GTBSYNC TPM_CONF_GTBSYNC_MASK
#define TPM_CONF_GTBEEN_MASK (0x200U)
#define TPM_CONF_GTBEEN_SHIFT (9U)
#define TPM_CONF_GTBEEN_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_CONF_GTBEEN_SHIFT)) & TPM_CONF_GTBEEN_MASK)
#define TPM_CONF_GTBEEN TPM_CONF_GTBEEN_MASK
#define TPM_CONF_CSOT_MASK (0x10000U)
#define TPM_CONF_CSOT_SHIFT (16U)
#define TPM_CONF_CSOT_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_CONF_CSOT_SHIFT)) & TPM_CONF_CSOT_MASK)
#define TPM_CONF_CSOT TPM_CONF_CSOT_MASK
#define TPM_CONF_CSOO_MASK (0x20000U)
#define TPM_CONF_CSOO_SHIFT (17U)
#define TPM_CONF_CSOO_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_CONF_CSOO_SHIFT)) & TPM_CONF_CSOO_MASK)
#define TPM_CONF_CSOO TPM_CONF_CSOO_MASK
#define TPM_CONF_CROT_MASK (0x40000U)
#define TPM_CONF_CROT_SHIFT (18U)
#define TPM_CONF_CROT_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_CONF_CROT_SHIFT)) & TPM_CONF_CROT_MASK)
#define TPM_CONF_CROT TPM_CONF_CROT_MASK
#define TPM_CONF_CPOT_MASK (0x80000U)
#define TPM_CONF_CPOT_SHIFT (19U)
#define TPM_CONF_CPOT_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_CONF_CPOT_SHIFT)) & TPM_CONF_CPOT_MASK)
#define TPM_CONF_CPOT TPM_CONF_CPOT_MASK
#define TPM_CONF_TRGPOL_MASK (0x400000U)
#define TPM_CONF_TRGPOL_SHIFT (22U)
#define TPM_CONF_TRGPOL_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_CONF_TRGPOL_SHIFT)) & TPM_CONF_TRGPOL_MASK)
#define TPM_CONF_TRGPOL TPM_CONF_TRGPOL_MASK
#define TPM_CONF_TRGSRC_MASK (0x800000U)
#define TPM_CONF_TRGSRC_SHIFT (23U)
#define TPM_CONF_TRGSRC_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_CONF_TRGSRC_SHIFT)) & TPM_CONF_TRGSRC_MASK)
#define TPM_CONF_TRGSRC TPM_CONF_TRGSRC_MASK
#define TPM_CONF_TRGSEL_MASK (0xF000000U)
#define TPM_CONF_TRGSEL_SHIFT (24U)
#define TPM_CONF_TRGSEL_SET(x) (((uint32_t)(((uint32_t)(x)) << TPM_CONF_TRGSEL_SHIFT)) & TPM_CONF_TRGSEL_MASK)
#define TPM_CONF_TRGSEL TPM_CONF_TRGSEL_MASK
/*!
* @}
*/ /* end of group TPM_Register_Masks */
/* TPM - Peripheral instance base addresses */
/** Peripheral TPM1 base address */
#define TPM1_BASE (0x400C9000u)
/** Peripheral TPM1 base pointer */
#define TPM1 ((TPM_TypeDef *)TPM1_BASE)
/** Peripheral TPM2 base address */
#define TPM2_BASE (0x400CA000u)
/** Peripheral TPM2 base pointer */
#define TPM2 ((TPM_TypeDef *)TPM2_BASE)
/** Array initializer of TPM peripheral base addresses */
#define TPM_BASE_ADDRS { 0u, TPM1_BASE, TPM2_BASE }
/** Array initializer of TPM peripheral base pointers */
#define TPM_BASE_PTRS { (TPM_TypeDef *)0u, TPM1, TPM2 }
/** Interrupt vectors for the TPM peripheral type */
#define TPM_IRQS { NotAvail_IRQn, TPM1_IRQn, TPM2_IRQn }
/*!
* @}
*/ /* end of group TPM_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- TSI Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup TSI_Peripheral_Access_Layer TSI Peripheral Access Layer
* @{
*/
/** TSI - Register Layout Typedef */
typedef struct {
__IO uint32_t GENCS; /**< TSI General Control and Status Register, offset: 0x0 */
__IO uint32_t DATA; /**< TSI DATA Register, offset: 0x4 */
__IO uint32_t TSHD; /**< TSI Threshold Register, offset: 0x8 */
} TSI_TypeDef;
/* ----------------------------------------------------------------------------
-- TSI Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup TSI_Register_Masks TSI Register Masks
* @{
*/
/*! @name GENCS - TSI General Control and Status Register */
#define TSI_GENCS_EOSDMEO_MASK (0x1U)
#define TSI_GENCS_EOSDMEO_SHIFT (0U)
#define TSI_GENCS_EOSDMEO_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_EOSDMEO_SHIFT)) & TSI_GENCS_EOSDMEO_MASK)
#define TSI_GENCS_EOSDMEO TSI_GENCS_EOSDMEO_MASK
#define TSI_GENCS_CURSW_MASK (0x2U)
#define TSI_GENCS_CURSW_SHIFT (1U)
#define TSI_GENCS_CURSW_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_CURSW_SHIFT)) & TSI_GENCS_CURSW_MASK)
#define TSI_GENCS_CURSW TSI_GENCS_CURSW_MASK
#define TSI_GENCS_EOSF_MASK (0x4U)
#define TSI_GENCS_EOSF_SHIFT (2U)
#define TSI_GENCS_EOSF_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_EOSF_SHIFT)) & TSI_GENCS_EOSF_MASK)
#define TSI_GENCS_EOSF TSI_GENCS_EOSF_MASK
#define TSI_GENCS_SCNIP_MASK (0x8U)
#define TSI_GENCS_SCNIP_SHIFT (3U)
#define TSI_GENCS_SCNIP_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_SCNIP_SHIFT)) & TSI_GENCS_SCNIP_MASK)
#define TSI_GENCS_SCNIP TSI_GENCS_SCNIP_MASK
#define TSI_GENCS_STM_MASK (0x10U)
#define TSI_GENCS_STM_SHIFT (4U)
#define TSI_GENCS_STM_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_STM_SHIFT)) & TSI_GENCS_STM_MASK)
#define TSI_GENCS_STM TSI_GENCS_STM_MASK
#define TSI_GENCS_STPE_MASK (0x20U)
#define TSI_GENCS_STPE_SHIFT (5U)
#define TSI_GENCS_STPE_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_STPE_SHIFT)) & TSI_GENCS_STPE_MASK)
#define TSI_GENCS_STPE TSI_GENCS_STPE_MASK
#define TSI_GENCS_TSIIEN_MASK (0x40U)
#define TSI_GENCS_TSIIEN_SHIFT (6U)
#define TSI_GENCS_TSIIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_TSIIEN_SHIFT)) & TSI_GENCS_TSIIEN_MASK)
#define TSI_GENCS_TSIIEN TSI_GENCS_TSIIEN_MASK
#define TSI_GENCS_TSIEN_MASK (0x80U)
#define TSI_GENCS_TSIEN_SHIFT (7U)
#define TSI_GENCS_TSIEN_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_TSIEN_SHIFT)) & TSI_GENCS_TSIEN_MASK)
#define TSI_GENCS_TSIEN TSI_GENCS_TSIEN_MASK
#define TSI_GENCS_NSCN_MASK (0x1F00U)
#define TSI_GENCS_NSCN_SHIFT (8U)
#define TSI_GENCS_NSCN_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_NSCN_SHIFT)) & TSI_GENCS_NSCN_MASK)
#define TSI_GENCS_NSCN TSI_GENCS_NSCN_MASK
#define TSI_GENCS_PS_MASK (0xE000U)
#define TSI_GENCS_PS_SHIFT (13U)
#define TSI_GENCS_PS_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_PS_SHIFT)) & TSI_GENCS_PS_MASK)
#define TSI_GENCS_PS TSI_GENCS_PS_MASK
#define TSI_GENCS_EXTCHRG_MASK (0x70000U)
#define TSI_GENCS_EXTCHRG_SHIFT (16U)
#define TSI_GENCS_EXTCHRG_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_EXTCHRG_SHIFT)) & TSI_GENCS_EXTCHRG_MASK)
#define TSI_GENCS_EXTCHRG TSI_GENCS_EXTCHRG_MASK
#define TSI_GENCS_DVOLT_MASK (0x180000U)
#define TSI_GENCS_DVOLT_SHIFT (19U)
#define TSI_GENCS_DVOLT_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_DVOLT_SHIFT)) & TSI_GENCS_DVOLT_MASK)
#define TSI_GENCS_DVOLT TSI_GENCS_DVOLT_MASK
#define TSI_GENCS_REFCHRG_MASK (0xE00000U)
#define TSI_GENCS_REFCHRG_SHIFT (21U)
#define TSI_GENCS_REFCHRG_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_REFCHRG_SHIFT)) & TSI_GENCS_REFCHRG_MASK)
#define TSI_GENCS_REFCHRG TSI_GENCS_REFCHRG_MASK
#define TSI_GENCS_MODE_MASK (0xF000000U)
#define TSI_GENCS_MODE_SHIFT (24U)
#define TSI_GENCS_MODE_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_MODE_SHIFT)) & TSI_GENCS_MODE_MASK)
#define TSI_GENCS_MODE TSI_GENCS_MODE_MASK
#define TSI_GENCS_ESOR_MASK (0x10000000U)
#define TSI_GENCS_ESOR_SHIFT (28U)
#define TSI_GENCS_ESOR_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_ESOR_SHIFT)) & TSI_GENCS_ESOR_MASK)
#define TSI_GENCS_ESOR TSI_GENCS_ESOR_MASK
#define TSI_GENCS_OUTRGF_MASK (0x80000000U)
#define TSI_GENCS_OUTRGF_SHIFT (31U)
#define TSI_GENCS_OUTRGF_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_OUTRGF_SHIFT)) & TSI_GENCS_OUTRGF_MASK)
#define TSI_GENCS_OUTRGF TSI_GENCS_OUTRGF_MASK
/*! @name DATA - TSI DATA Register */
#define TSI_DATA_TSICNT_MASK (0xFFFFU)
#define TSI_DATA_TSICNT_SHIFT (0U)
#define TSI_DATA_TSICNT_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_DATA_TSICNT_SHIFT)) & TSI_DATA_TSICNT_MASK)
#define TSI_DATA_TSICNT TSI_DATA_TSICNT_MASK
#define TSI_DATA_SWTS_MASK (0x400000U)
#define TSI_DATA_SWTS_SHIFT (22U)
#define TSI_DATA_SWTS_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_DATA_SWTS_SHIFT)) & TSI_DATA_SWTS_MASK)
#define TSI_DATA_SWTS TSI_DATA_SWTS_MASK
#define TSI_DATA_DMAEN_MASK (0x800000U)
#define TSI_DATA_DMAEN_SHIFT (23U)
#define TSI_DATA_DMAEN_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_DATA_DMAEN_SHIFT)) & TSI_DATA_DMAEN_MASK)
#define TSI_DATA_DMAEN TSI_DATA_DMAEN_MASK
#define TSI_DATA_TSICH_MASK (0xF0000000U)
#define TSI_DATA_TSICH_SHIFT (28U)
#define TSI_DATA_TSICH_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_DATA_TSICH_SHIFT)) & TSI_DATA_TSICH_MASK)
#define TSI_DATA_TSICH TSI_DATA_TSICH_MASK
/*! @name TSHD - TSI Threshold Register */
#define TSI_TSHD_THRESL_MASK (0xFFFFU)
#define TSI_TSHD_THRESL_SHIFT (0U)
#define TSI_TSHD_THRESL_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_TSHD_THRESL_SHIFT)) & TSI_TSHD_THRESL_MASK)
#define TSI_TSHD_THRESL TSI_TSHD_THRESL_MASK
#define TSI_TSHD_THRESH_MASK (0xFFFF0000U)
#define TSI_TSHD_THRESH_SHIFT (16U)
#define TSI_TSHD_THRESH_SET(x) (((uint32_t)(((uint32_t)(x)) << TSI_TSHD_THRESH_SHIFT)) & TSI_TSHD_THRESH_MASK)
#define TSI_TSHD_THRESH TSI_TSHD_THRESH_MASK
/*!
* @}
*/ /* end of group TSI_Register_Masks */
/* TSI - Peripheral instance base addresses */
/** Peripheral TSI0 base address */
#define TSI0_BASE (0x40045000u)
/** Peripheral TSI0 base pointer */
#define TSI0 ((TSI_TypeDef *)TSI0_BASE)
/** Array initializer of TSI peripheral base addresses */
#define TSI_BASE_ADDRS { TSI0_BASE }
/** Array initializer of TSI peripheral base pointers */
#define TSI_BASE_PTRS { TSI0 }
/** Interrupt vectors for the TSI peripheral type */
#define TSI_IRQS { TSI0_IRQn }
/*!
* @}
*/ /* end of group TSI_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- UART Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup UARTx_Peripheral_Access_Layer UART Peripheral Access Layer
* @{
*/
/** UART - Register Layout Typedef */
typedef struct {
__IO uint8_t BDH; /**< UART Baud Rate Registers: High, offset: 0x0 */
__IO uint8_t BDL; /**< UART Baud Rate Registers: Low, offset: 0x1 */
__IO uint8_t C1; /**< UART Control Register 1, offset: 0x2 */
__IO uint8_t C2; /**< UART Control Register 2, offset: 0x3 */
__I uint8_t S1; /**< UART Status Register 1, offset: 0x4 */
__IO uint8_t S2; /**< UART Status Register 2, offset: 0x5 */
__IO uint8_t C3; /**< UART Control Register 3, offset: 0x6 */
__IO uint8_t D; /**< UART Data Register, offset: 0x7 */
__IO uint8_t MA1; /**< UART Match Address Registers 1, offset: 0x8 */
__IO uint8_t MA2; /**< UART Match Address Registers 2, offset: 0x9 */
__IO uint8_t C4; /**< UART Control Register 4, offset: 0xA */
__IO uint8_t C5; /**< UART Control Register 5, offset: 0xB */
__I uint8_t ED; /**< UART Extended Data Register, offset: 0xC */
__IO uint8_t MODEM; /**< UART Modem Register, offset: 0xD */
__IO uint8_t IR; /**< UART Infrared Register, offset: 0xE */
uint8_t RESERVED_0[1];
__IO uint8_t PFIFO; /**< UART FIFO Parameters, offset: 0x10 */
__IO uint8_t CFIFO; /**< UART FIFO Control Register, offset: 0x11 */
__IO uint8_t SFIFO; /**< UART FIFO Status Register, offset: 0x12 */
__IO uint8_t TWFIFO; /**< UART FIFO Transmit Watermark, offset: 0x13 */
__I uint8_t TCFIFO; /**< UART FIFO Transmit Count, offset: 0x14 */
__IO uint8_t RWFIFO; /**< UART FIFO Receive Watermark, offset: 0x15 */
__I uint8_t RCFIFO; /**< UART FIFO Receive Count, offset: 0x16 */
uint8_t RESERVED_1[1];
__IO uint8_t C7816; /**< UART 7816 Control Register, offset: 0x18 */
__IO uint8_t IE7816; /**< UART 7816 Interrupt Enable Register, offset: 0x19 */
__IO uint8_t IS7816; /**< UART 7816 Interrupt Status Register, offset: 0x1A */
__IO uint8_t WP7816; /**< UART 7816 Wait Parameter Register, offset: 0x1B */
__IO uint8_t WN7816; /**< UART 7816 Wait N Register, offset: 0x1C */
__IO uint8_t WF7816; /**< UART 7816 Wait FD Register, offset: 0x1D */
__IO uint8_t ET7816; /**< UART 7816 Error Threshold Register, offset: 0x1E */
__IO uint8_t TL7816; /**< UART 7816 Transmit Length Register, offset: 0x1F */
uint8_t RESERVED_2[26];
__IO uint8_t AP7816A_T0; /**< UART 7816 ATR Duration Timer Register A, offset: 0x3A */
__IO uint8_t AP7816B_T0; /**< UART 7816 ATR Duration Timer Register B, offset: 0x3B */
union { /* offset: 0x3C */
struct { /* offset: 0x3C */
__IO uint8_t WP7816A_T0; /**< UART 7816 Wait Parameter Register A, offset: 0x3C */
__IO uint8_t WP7816B_T0; /**< UART 7816 Wait Parameter Register B, offset: 0x3D */
} TYPE0;
struct { /* offset: 0x3C */
__IO uint8_t WP7816A_T1; /**< UART 7816 Wait Parameter Register A, offset: 0x3C */
__IO uint8_t WP7816B_T1; /**< UART 7816 Wait Parameter Register B, offset: 0x3D */
} TYPE1;
};
__IO uint8_t WGP7816_T1; /**< UART 7816 Wait and Guard Parameter Register, offset: 0x3E */
__IO uint8_t WP7816C_T1; /**< UART 7816 Wait Parameter Register C, offset: 0x3F */
} UART_TypeDef;
/* ----------------------------------------------------------------------------
-- UART Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup UARTx_Register_Masks UART Register Masks
* @{
*/
/*! @name BDH - UART Baud Rate Registers: High */
#define UARTx_BDH_SBR_MASK (0x1FU)
#define UARTx_BDH_SBR_SHIFT (0U)
#define UARTx_BDH_SBR(x) (((uint8_t)(((uint8_t)(x)) << UARTx_BDH_SBR_SHIFT)) & UARTx_BDH_SBR_MASK)
#define UARTx_BDH_SBNS_MASK (0x20U)
#define UARTx_BDH_SBNS_SHIFT (5U)
#define UARTx_BDH_SBNS_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_BDH_SBNS_SHIFT)) & UARTx_BDH_SBNS_MASK)
#define UARTx_BDH_SBNS UARTx_BDH_SBNS_MASK
#define UARTx_BDH_RXEDGIE_MASK (0x40U)
#define UARTx_BDH_RXEDGIE_SHIFT (6U)
#define UARTx_BDH_RXEDGIE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_BDH_RXEDGIE_SHIFT)) & UARTx_BDH_RXEDGIE_MASK)
#define UARTx_BDH_RXEDGIE UARTx_BDH_RXEDGIE_MASK
#define UARTx_BDH_LBKDIE_MASK (0x80U)
#define UARTx_BDH_LBKDIE_SHIFT (7U)
#define UARTx_BDH_LBKDIE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_BDH_LBKDIE_SHIFT)) & UARTx_BDH_LBKDIE_MASK)
#define UARTx_BDH_LBKDIE UARTx_BDH_LBKDIE_MASK
/*! @name BDL - UART Baud Rate Registers: Low */
#define UARTx_BDL_SBR_MASK (0xFFU)
#define UARTx_BDL_SBR_SHIFT (0U)
#define UARTx_BDL_SBR(x) (((uint8_t)(((uint8_t)(x)) << UARTx_BDL_SBR_SHIFT)) & UARTx_BDL_SBR_MASK)
/*! @name C1 - UART Control Register 1 */
#define UARTx_C1_PT_MASK (0x1U)
#define UARTx_C1_PT_SHIFT (0U)
#define UARTx_C1_PT_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C1_PT_SHIFT)) & UARTx_C1_PT_MASK)
#define UARTx_C1_PT UARTx_C1_PT_MASK
#define UARTx_C1_PE_MASK (0x2U)
#define UARTx_C1_PE_SHIFT (1U)
#define UARTx_C1_PE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C1_PE_SHIFT)) & UARTx_C1_PE_MASK)
#define UARTx_C1_PE UARTx_C1_PE_MASK
#define UARTx_C1_ILT_MASK (0x4U)
#define UARTx_C1_ILT_SHIFT (2U)
#define UARTx_C1_ILT_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C1_ILT_SHIFT)) & UARTx_C1_ILT_MASK)
#define UARTx_C1_ILT UARTx_C1_ILT_MASK
#define UARTx_C1_WAKE_MASK (0x8U)
#define UARTx_C1_WAKE_SHIFT (3U)
#define UARTx_C1_WAKE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C1_WAKE_SHIFT)) & UARTx_C1_WAKE_MASK)
#define UARTx_C1_WAKE UARTx_C1_WAKE_MASK
#define UARTx_C1_M_MASK (0x10U)
#define UARTx_C1_M_SHIFT (4U)
#define UARTx_C1_M_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C1_M_SHIFT)) & UARTx_C1_M_MASK)
#define UARTx_C1_M UARTx_C1_M_MASK
#define UARTx_C1_RSRC_MASK (0x20U)
#define UARTx_C1_RSRC_SHIFT (5U)
#define UARTx_C1_RSRC_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C1_RSRC_SHIFT)) & UARTx_C1_RSRC_MASK)
#define UARTx_C1_RSRC UARTx_C1_RSRC_MASK
#define UARTx_C1_UARTSWAI_MASK (0x40U)
#define UARTx_C1_UARTSWAI_SHIFT (6U)
#define UARTx_C1_UARTSWAI_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C1_UARTSWAI_SHIFT)) & UARTx_C1_UARTSWAI_MASK)
#define UARTx_C1_UARTSWAI UARTx_C1_UARTSWAI_MASK
#define UARTx_C1_LOOPS_MASK (0x80U)
#define UARTx_C1_LOOPS_SHIFT (7U)
#define UARTx_C1_LOOPS_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C1_LOOPS_SHIFT)) & UARTx_C1_LOOPS_MASK)
#define UARTx_C1_LOOPS UARTx_C1_LOOPS_MASK
/*! @name C2 - UART Control Register 2 */
#define UARTx_C2_SBK_MASK (0x1U)
#define UARTx_C2_SBK_SHIFT (0U)
#define UARTx_C2_SBK_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C2_SBK_SHIFT)) & UARTx_C2_SBK_MASK)
#define UARTx_C2_SBK UARTx_C2_SBK_MASK
#define UARTx_C2_RWU_MASK (0x2U)
#define UARTx_C2_RWU_SHIFT (1U)
#define UARTx_C2_RWU_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C2_RWU_SHIFT)) & UARTx_C2_RWU_MASK)
#define UARTx_C2_RWU UARTx_C2_RWU_MASK
#define UARTx_C2_RE_MASK (0x4U)
#define UARTx_C2_RE_SHIFT (2U)
#define UARTx_C2_RE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C2_RE_SHIFT)) & UARTx_C2_RE_MASK)
#define UARTx_C2_RE UARTx_C2_RE_MASK
#define UARTx_C2_TE_MASK (0x8U)
#define UARTx_C2_TE_SHIFT (3U)
#define UARTx_C2_TE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C2_TE_SHIFT)) & UARTx_C2_TE_MASK)
#define UARTx_C2_TE UARTx_C2_TE_MASK
#define UARTx_C2_ILIE_MASK (0x10U)
#define UARTx_C2_ILIE_SHIFT (4U)
#define UARTx_C2_ILIE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C2_ILIE_SHIFT)) & UARTx_C2_ILIE_MASK)
#define UARTx_C2_ILIE UARTx_C2_ILIE_MASK
#define UARTx_C2_RIE_MASK (0x20U)
#define UARTx_C2_RIE_SHIFT (5U)
#define UARTx_C2_RIE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C2_RIE_SHIFT)) & UARTx_C2_RIE_MASK)
#define UARTx_C2_RIE UARTx_C2_RIE_MASK
#define UARTx_C2_TCIE_MASK (0x40U)
#define UARTx_C2_TCIE_SHIFT (6U)
#define UARTx_C2_TCIE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C2_TCIE_SHIFT)) & UARTx_C2_TCIE_MASK)
#define UARTx_C2_TCIE UARTx_C2_TCIE_MASK
#define UARTx_C2_TIE_MASK (0x80U)
#define UARTx_C2_TIE_SHIFT (7U)
#define UARTx_C2_TIE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C2_TIE_SHIFT)) & UARTx_C2_TIE_MASK)
#define UARTx_C2_TIE UARTx_C2_TIE_MASK
/*! @name S1 - UART Status Register 1 */
#define UARTx_S1_PF_MASK (0x1U)
#define UARTx_S1_PF_SHIFT (0U)
#define UARTx_S1_PF_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_S1_PF_SHIFT)) & UARTx_S1_PF_MASK)
#define UARTx_S1_PF UARTx_S1_PF_MASK
#define UARTx_S1_FE_MASK (0x2U)
#define UARTx_S1_FE_SHIFT (1U)
#define UARTx_S1_FE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_S1_FE_SHIFT)) & UARTx_S1_FE_MASK)
#define UARTx_S1_FE UARTx_S1_FE_MASK
#define UARTx_S1_NF_MASK (0x4U)
#define UARTx_S1_NF_SHIFT (2U)
#define UARTx_S1_NF_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_S1_NF_SHIFT)) & UARTx_S1_NF_MASK)
#define UARTx_S1_NF UARTx_S1_NF_MASK
#define UARTx_S1_OR_MASK (0x8U)
#define UARTx_S1_OR_SHIFT (3U)
#define UARTx_S1_OR_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_S1_OR_SHIFT)) & UARTx_S1_OR_MASK)
#define UARTx_S1_OR UARTx_S1_OR_MASK
#define UARTx_S1_IDLE_MASK (0x10U)
#define UARTx_S1_IDLE_SHIFT (4U)
#define UARTx_S1_IDLE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_S1_IDLE_SHIFT)) & UARTx_S1_IDLE_MASK)
#define UARTx_S1_IDLE UARTx_S1_IDLE_MASK
#define UARTx_S1_RDRF_MASK (0x20U)
#define UARTx_S1_RDRF_SHIFT (5U)
#define UARTx_S1_RDRF_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_S1_RDRF_SHIFT)) & UARTx_S1_RDRF_MASK)
#define UARTx_S1_RDRF UARTx_S1_RDRF_MASK
#define UARTx_S1_TC_MASK (0x40U)
#define UARTx_S1_TC_SHIFT (6U)
#define UARTx_S1_TC_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_S1_TC_SHIFT)) & UARTx_S1_TC_MASK)
#define UARTx_S1_TC UARTx_S1_TC_MASK
#define UARTx_S1_TDRE_MASK (0x80U)
#define UARTx_S1_TDRE_SHIFT (7U)
#define UARTx_S1_TDRE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_S1_TDRE_SHIFT)) & UARTx_S1_TDRE_MASK)
#define UARTx_S1_TDRE UARTx_S1_TDRE_MASK
/*! @name S2 - UART Status Register 2 */
#define UARTx_S2_RAF_MASK (0x1U)
#define UARTx_S2_RAF_SHIFT (0U)
#define UARTx_S2_RAF_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_S2_RAF_SHIFT)) & UARTx_S2_RAF_MASK)
#define UARTx_S2_RAF UARTx_S2_RAF_MASK
#define UARTx_S2_LBKDE_MASK (0x2U)
#define UARTx_S2_LBKDE_SHIFT (1U)
#define UARTx_S2_LBKDE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_S2_LBKDE_SHIFT)) & UARTx_S2_LBKDE_MASK)
#define UARTx_S2_LBKDE UARTx_S2_LBKDE_MASK
#define UARTx_S2_BRK13_MASK (0x4U)
#define UARTx_S2_BRK13_SHIFT (2U)
#define UARTx_S2_BRK13_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_S2_BRK13_SHIFT)) & UARTx_S2_BRK13_MASK)
#define UARTx_S2_BRK13 UARTx_S2_BRK13_MASK
#define UARTx_S2_RWUID_MASK (0x8U)
#define UARTx_S2_RWUID_SHIFT (3U)
#define UARTx_S2_RWUID_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_S2_RWUID_SHIFT)) & UARTx_S2_RWUID_MASK)
#define UARTx_S2_RWUID UARTx_S2_RWUID_MASK
#define UARTx_S2_RXINV_MASK (0x10U)
#define UARTx_S2_RXINV_SHIFT (4U)
#define UARTx_S2_RXINV_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_S2_RXINV_SHIFT)) & UARTx_S2_RXINV_MASK)
#define UARTx_S2_RXINV UARTx_S2_RXINV_MASK
#define UARTx_S2_MSBF_MASK (0x20U)
#define UARTx_S2_MSBF_SHIFT (5U)
#define UARTx_S2_MSBF_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_S2_MSBF_SHIFT)) & UARTx_S2_MSBF_MASK)
#define UARTx_S2_MSBF UARTx_S2_MSBF_MASK
#define UARTx_S2_RXEDGIF_MASK (0x40U)
#define UARTx_S2_RXEDGIF_SHIFT (6U)
#define UARTx_S2_RXEDGIF_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_S2_RXEDGIF_SHIFT)) & UARTx_S2_RXEDGIF_MASK)
#define UARTx_S2_RXEDGIF UARTx_S2_RXEDGIF_MASK
#define UARTx_S2_LBKDIF_MASK (0x80U)
#define UARTx_S2_LBKDIF_SHIFT (7U)
#define UARTx_S2_LBKDIF_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_S2_LBKDIF_SHIFT)) & UARTx_S2_LBKDIF_MASK)
#define UARTx_S2_LBKDIF UARTx_S2_LBKDIF_MASK
/*! @name C3 - UART Control Register 3 */
#define UARTx_C3_PEIE_MASK (0x1U)
#define UARTx_C3_PEIE_SHIFT (0U)
#define UARTx_C3_PEIE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C3_PEIE_SHIFT)) & UARTx_C3_PEIE_MASK)
#define UARTx_C3_PEIE UARTx_C3_PEIE_MASK
#define UARTx_C3_FEIE_MASK (0x2U)
#define UARTx_C3_FEIE_SHIFT (1U)
#define UARTx_C3_FEIE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C3_FEIE_SHIFT)) & UARTx_C3_FEIE_MASK)
#define UARTx_C3_FEIE UARTx_C3_FEIE_MASK
#define UARTx_C3_NEIE_MASK (0x4U)
#define UARTx_C3_NEIE_SHIFT (2U)
#define UARTx_C3_NEIE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C3_NEIE_SHIFT)) & UARTx_C3_NEIE_MASK)
#define UARTx_C3_NEIE UARTx_C3_NEIE_MASK
#define UARTx_C3_ORIE_MASK (0x8U)
#define UARTx_C3_ORIE_SHIFT (3U)
#define UARTx_C3_ORIE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C3_ORIE_SHIFT)) & UARTx_C3_ORIE_MASK)
#define UARTx_C3_ORIE UARTx_C3_ORIE_MASK
#define UARTx_C3_TXINV_MASK (0x10U)
#define UARTx_C3_TXINV_SHIFT (4U)
#define UARTx_C3_TXINV_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C3_TXINV_SHIFT)) & UARTx_C3_TXINV_MASK)
#define UARTx_C3_TXINV UARTx_C3_TXINV_MASK
#define UARTx_C3_TXDIR_MASK (0x20U)
#define UARTx_C3_TXDIR_SHIFT (5U)
#define UARTx_C3_TXDIR_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C3_TXDIR_SHIFT)) & UARTx_C3_TXDIR_MASK)
#define UARTx_C3_TXDIR UARTx_C3_TXDIR_MASK
#define UARTx_C3_T8_MASK (0x40U)
#define UARTx_C3_T8_SHIFT (6U)
#define UARTx_C3_T8_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C3_T8_SHIFT)) & UARTx_C3_T8_MASK)
#define UARTx_C3_T8 UARTx_C3_T8_MASK
#define UARTx_C3_R8_MASK (0x80U)
#define UARTx_C3_R8_SHIFT (7U)
#define UARTx_C3_R8_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C3_R8_SHIFT)) & UARTx_C3_R8_MASK)
#define UARTx_C3_R8 UARTx_C3_R8_MASK
/*! @name D - UART Data Register */
#define UARTx_D_RT_MASK (0xFFU)
#define UARTx_D_RT_SHIFT (0U)
#define UARTx_D_RT_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_D_RT_SHIFT)) & UARTx_D_RT_MASK)
#define UARTx_D_RT UARTx_D_RT_MASK
/*! @name MA1 - UART Match Address Registers 1 */
#define UARTx_MA1_MA_MASK (0xFFU)
#define UARTx_MA1_MA_SHIFT (0U)
#define UARTx_MA1_MA_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_MA1_MA_SHIFT)) & UARTx_MA1_MA_MASK)
#define UARTx_MA1_MA UARTx_MA1_MA_MASK
/*! @name MA2 - UART Match Address Registers 2 */
#define UARTx_MA2_MA_MASK (0xFFU)
#define UARTx_MA2_MA_SHIFT (0U)
#define UARTx_MA2_MA_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_MA2_MA_SHIFT)) & UARTx_MA2_MA_MASK)
#define UARTx_MA2_MA UARTx_MA2_MA_MASK
/*! @name C4 - UART Control Register 4 */
#define UARTx_C4_BRFA_MASK (0x1FU)
#define UARTx_C4_BRFA_SHIFT (0U)
#define UARTx_C4_BRFA_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C4_BRFA_SHIFT)) & UARTx_C4_BRFA_MASK)
#define UARTx_C4_BRFA UARTx_C4_BRFA_MASK
#define UARTx_C4_M10_MASK (0x20U)
#define UARTx_C4_M10_SHIFT (5U)
#define UARTx_C4_M10_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C4_M10_SHIFT)) & UARTx_C4_M10_MASK)
#define UARTx_C4_M10 UARTx_C4_M10_MASK
#define UARTx_C4_MAEN2_MASK (0x40U)
#define UARTx_C4_MAEN2_SHIFT (6U)
#define UARTx_C4_MAEN2_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C4_MAEN2_SHIFT)) & UARTx_C4_MAEN2_MASK)
#define UARTx_C4_MAEN2 UARTx_C4_MAEN2_MASK
#define UARTx_C4_MAEN1_MASK (0x80U)
#define UARTx_C4_MAEN1_SHIFT (7U)
#define UARTx_C4_MAEN1_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C4_MAEN1_SHIFT)) & UARTx_C4_MAEN1_MASK)
#define UARTx_C4_MAEN1 UARTx_C4_MAEN1_MASK
/*! @name C5 - UART Control Register 5 */
#define UARTx_C5_RDMAS_MASK (0x20U)
#define UARTx_C5_RDMAS_SHIFT (5U)
#define UARTx_C5_RDMAS_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C5_RDMAS_SHIFT)) & UARTx_C5_RDMAS_MASK)
#define UARTx_C5_RDMAS UARTx_C5_RDMAS_MASK
#define UARTx_C5_TDMAS_MASK (0x80U)
#define UARTx_C5_TDMAS_SHIFT (7U)
#define UARTx_C5_TDMAS_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C5_TDMAS_SHIFT)) & UARTx_C5_TDMAS_MASK)
#define UARTx_C5_TDMAS UARTx_C5_TDMAS_MASK
/*! @name ED - UART Extended Data Register */
#define UARTx_ED_PARITYE_MASK (0x40U)
#define UARTx_ED_PARITYE_SHIFT (6U)
#define UARTx_ED_PARITYE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_ED_PARITYE_SHIFT)) & UARTx_ED_PARITYE_MASK)
#define UARTx_ED_PARITYE UARTx_ED_PARITYE_MASK
#define UARTx_ED_NOISY_MASK (0x80U)
#define UARTx_ED_NOISY_SHIFT (7U)
#define UARTx_ED_NOISY_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_ED_NOISY_SHIFT)) & UARTx_ED_NOISY_MASK)
#define UARTx_ED_NOISY UARTx_ED_NOISY_MASK
/*! @name MODEM - UART Modem Register */
#define UARTx_MODEM_TXCTSE_MASK (0x1U)
#define UARTx_MODEM_TXCTSE_SHIFT (0U)
#define UARTx_MODEM_TXCTSE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_MODEM_TXCTSE_SHIFT)) & UARTx_MODEM_TXCTSE_MASK)
#define UARTx_MODEM_TXCTSE UARTx_MODEM_TXCTSE_MASK
#define UARTx_MODEM_TXRTSE_MASK (0x2U)
#define UARTx_MODEM_TXRTSE_SHIFT (1U)
#define UARTx_MODEM_TXRTSE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_MODEM_TXRTSE_SHIFT)) & UARTx_MODEM_TXRTSE_MASK)
#define UARTx_MODEM_TXRTSE UARTx_MODEM_TXRTSE_MASK
#define UARTx_MODEM_TXRTSPOL_MASK (0x4U)
#define UARTx_MODEM_TXRTSPOL_SHIFT (2U)
#define UARTx_MODEM_TXRTSPOL_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_MODEM_TXRTSPOL_SHIFT)) & UARTx_MODEM_TXRTSPOL_MASK)
#define UARTx_MODEM_TXRTSPOL UARTx_MODEM_TXRTSPOL_MASK
#define UARTx_MODEM_RXRTSE_MASK (0x8U)
#define UARTx_MODEM_RXRTSE_SHIFT (3U)
#define UARTx_MODEM_RXRTSE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_MODEM_RXRTSE_SHIFT)) & UARTx_MODEM_RXRTSE_MASK)
#define UARTx_MODEM_RXRTSE UARTx_MODEM_RXRTSE_MASK
/*! @name IR - UART Infrared Register */
#define UARTx_IR_TNP_MASK (0x3U)
#define UARTx_IR_TNP_SHIFT (0U)
#define UARTx_IR_TNP_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_IR_TNP_SHIFT)) & UARTx_IR_TNP_MASK)
#define UARTx_IR_TNP UARTx_IR_TNP_MASK
#define UARTx_IR_IREN_MASK (0x4U)
#define UARTx_IR_IREN_SHIFT (2U)
#define UARTx_IR_IREN_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_IR_IREN_SHIFT)) & UARTx_IR_IREN_MASK)
#define UARTx_IR_IREN UARTx_IR_IREN_MASK
/*! @name PFIFO - UART FIFO Parameters */
#define UARTx_PFIFO_RXFIFOSIZE_MASK (0x7U)
#define UARTx_PFIFO_RXFIFOSIZE_SHIFT (0U)
#define UARTx_PFIFO_RXFIFOSIZE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_PFIFO_RXFIFOSIZE_SHIFT)) & UARTx_PFIFO_RXFIFOSIZE_MASK)
#define UARTx_PFIFO_RXFIFOSIZE UARTx_PFIFO_RXFIFOSIZE_MASK
#define UARTx_PFIFO_RXFE_MASK (0x8U)
#define UARTx_PFIFO_RXFE_SHIFT (3U)
#define UARTx_PFIFO_RXFE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_PFIFO_RXFE_SHIFT)) & UARTx_PFIFO_RXFE_MASK)
#define UARTx_PFIFO_RXFE UARTx_PFIFO_RXFE_MASK
#define UARTx_PFIFO_TXFIFOSIZE_MASK (0x70U)
#define UARTx_PFIFO_TXFIFOSIZE_SHIFT (4U)
#define UARTx_PFIFO_TXFIFOSIZE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_PFIFO_TXFIFOSIZE_SHIFT)) & UARTx_PFIFO_TXFIFOSIZE_MASK)
#define UARTx_PFIFO_TXFIFOSIZE UARTx_PFIFO_TXFIFOSIZE_MASK
#define UARTx_PFIFO_TXFE_MASK (0x80U)
#define UARTx_PFIFO_TXFE_SHIFT (7U)
#define UARTx_PFIFO_TXFE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_PFIFO_TXFE_SHIFT)) & UARTx_PFIFO_TXFE_MASK)
#define UARTx_PFIFO_TXFE UARTx_PFIFO_TXFE_MASK
/*! @name CFIFO - UART FIFO Control Register */
#define UARTx_CFIFO_RXUFE_MASK (0x1U)
#define UARTx_CFIFO_RXUFE_SHIFT (0U)
#define UARTx_CFIFO_RXUFE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_CFIFO_RXUFE_SHIFT)) & UARTx_CFIFO_RXUFE_MASK)
#define UARTx_CFIFO_RXUFE UARTx_CFIFO_RXUFE_MASK
#define UARTx_CFIFO_TXOFE_MASK (0x2U)
#define UARTx_CFIFO_TXOFE_SHIFT (1U)
#define UARTx_CFIFO_TXOFE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_CFIFO_TXOFE_SHIFT)) & UARTx_CFIFO_TXOFE_MASK)
#define UARTx_CFIFO_TXOFE UARTx_CFIFO_TXOFE_MASK
#define UARTx_CFIFO_RXOFE_MASK (0x4U)
#define UARTx_CFIFO_RXOFE_SHIFT (2U)
#define UARTx_CFIFO_RXOFE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_CFIFO_RXOFE_SHIFT)) & UARTx_CFIFO_RXOFE_MASK)
#define UARTx_CFIFO_RXOFE UARTx_CFIFO_RXOFE_MASK
#define UARTx_CFIFO_RXFLUSH_MASK (0x40U)
#define UARTx_CFIFO_RXFLUSH_SHIFT (6U)
#define UARTx_CFIFO_RXFLUSH_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_CFIFO_RXFLUSH_SHIFT)) & UARTx_CFIFO_RXFLUSH_MASK)
#define UARTx_CFIFO_RXFLUSH UARTx_CFIFO_RXFLUSH_MASK
#define UARTx_CFIFO_TXFLUSH_MASK (0x80U)
#define UARTx_CFIFO_TXFLUSH_SHIFT (7U)
#define UARTx_CFIFO_TXFLUSH_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_CFIFO_TXFLUSH_SHIFT)) & UARTx_CFIFO_TXFLUSH_MASK)
#define UARTx_CFIFO_TXFLUSH UARTx_CFIFO_TXFLUSH_MASK
/*! @name SFIFO - UART FIFO Status Register */
#define UARTx_SFIFO_RXUF_MASK (0x1U)
#define UARTx_SFIFO_RXUF_SHIFT (0U)
#define UARTx_SFIFO_RXUF_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_SFIFO_RXUF_SHIFT)) & UARTx_SFIFO_RXUF_MASK)
#define UARTx_SFIFO_RXUF UARTx_SFIFO_RXUF_MASK
#define UARTx_SFIFO_TXOF_MASK (0x2U)
#define UARTx_SFIFO_TXOF_SHIFT (1U)
#define UARTx_SFIFO_TXOF_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_SFIFO_TXOF_SHIFT)) & UARTx_SFIFO_TXOF_MASK)
#define UARTx_SFIFO_TXOF UARTx_SFIFO_TXOF_MASK
#define UARTx_SFIFO_RXOF_MASK (0x4U)
#define UARTx_SFIFO_RXOF_SHIFT (2U)
#define UARTx_SFIFO_RXOF_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_SFIFO_RXOF_SHIFT)) & UARTx_SFIFO_RXOF_MASK)
#define UARTx_SFIFO_RXOF UARTx_SFIFO_RXOF_MASK
#define UARTx_SFIFO_RXEMPT_MASK (0x40U)
#define UARTx_SFIFO_RXEMPT_SHIFT (6U)
#define UARTx_SFIFO_RXEMPT_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_SFIFO_RXEMPT_SHIFT)) & UARTx_SFIFO_RXEMPT_MASK)
#define UARTx_SFIFO_RXEMPT UARTx_SFIFO_RXEMPT_MASK
#define UARTx_SFIFO_TXEMPT_MASK (0x80U)
#define UARTx_SFIFO_TXEMPT_SHIFT (7U)
#define UARTx_SFIFO_TXEMPT_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_SFIFO_TXEMPT_SHIFT)) & UARTx_SFIFO_TXEMPT_MASK)
#define UARTx_SFIFO_TXEMPT UARTx_SFIFO_TXEMPT_MASK
/*! @name TWFIFO - UART FIFO Transmit Watermark */
#define UARTx_TWFIFO_TXWATER_MASK (0xFFU)
#define UARTx_TWFIFO_TXWATER_SHIFT (0U)
#define UARTx_TWFIFO_TXWATER_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_TWFIFO_TXWATER_SHIFT)) & UARTx_TWFIFO_TXWATER_MASK)
#define UARTx_TWFIFO_TXWATER UARTx_TWFIFO_TXWATER_MASK
/*! @name TCFIFO - UART FIFO Transmit Count */
#define UARTx_TCFIFO_TXCOUNT_MASK (0xFFU)
#define UARTx_TCFIFO_TXCOUNT_SHIFT (0U)
#define UARTx_TCFIFO_TXCOUNT_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_TCFIFO_TXCOUNT_SHIFT)) & UARTx_TCFIFO_TXCOUNT_MASK)
#define UARTx_TCFIFO_TXCOUNT UARTx_TCFIFO_TXCOUNT_MASK
/*! @name RWFIFO - UART FIFO Receive Watermark */
#define UARTx_RWFIFO_RXWATER_MASK (0xFFU)
#define UARTx_RWFIFO_RXWATER_SHIFT (0U)
#define UARTx_RWFIFO_RXWATER_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_RWFIFO_RXWATER_SHIFT)) & UARTx_RWFIFO_RXWATER_MASK)
#define UARTx_RWFIFO_RXWATER UARTx_RWFIFO_RXWATER_MASK
/*! @name RCFIFO - UART FIFO Receive Count */
#define UARTx_RCFIFO_RXCOUNT_MASK (0xFFU)
#define UARTx_RCFIFO_RXCOUNT_SHIFT (0U)
#define UARTx_RCFIFO_RXCOUNT_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_RCFIFO_RXCOUNT_SHIFT)) & UARTx_RCFIFO_RXCOUNT_MASK)
#define UARTx_RCFIFO_RXCOUNT UARTx_RCFIFO_RXCOUNT_MASK
/*! @name C7816 - UART 7816 Control Register */
#define UARTx_C7816_ISO_7816E_MASK (0x1U)
#define UARTx_C7816_ISO_7816E_SHIFT (0U)
#define UARTx_C7816_ISO_7816E_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C7816_ISO_7816E_SHIFT)) & UARTx_C7816_ISO_7816E_MASK)
#define UARTx_C7816_ISO_7816E UARTx_C7816_ISO_7816E_MASK
#define UARTx_C7816_TTYPE_MASK (0x2U)
#define UARTx_C7816_TTYPE_SHIFT (1U)
#define UARTx_C7816_TTYPE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C7816_TTYPE_SHIFT)) & UARTx_C7816_TTYPE_MASK)
#define UARTx_C7816_TTYPE UARTx_C7816_TTYPE_MASK
#define UARTx_C7816_INIT_MASK (0x4U)
#define UARTx_C7816_INIT_SHIFT (2U)
#define UARTx_C7816_INIT_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C7816_INIT_SHIFT)) & UARTx_C7816_INIT_MASK)
#define UARTx_C7816_INIT UARTx_C7816_INIT_MASK
#define UARTx_C7816_ANACK_MASK (0x8U)
#define UARTx_C7816_ANACK_SHIFT (3U)
#define UARTx_C7816_ANACK_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C7816_ANACK_SHIFT)) & UARTx_C7816_ANACK_MASK)
#define UARTx_C7816_ANACK UARTx_C7816_ANACK_MASK
#define UARTx_C7816_ONACK_MASK (0x10U)
#define UARTx_C7816_ONACK_SHIFT (4U)
#define UARTx_C7816_ONACK_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_C7816_ONACK_SHIFT)) & UARTx_C7816_ONACK_MASK)
#define UARTx_C7816_ONACK UARTx_C7816_ONACK_MASK
/*! @name IE7816 - UART 7816 Interrupt Enable Register */
#define UARTx_IE7816_RXTE_MASK (0x1U)
#define UARTx_IE7816_RXTE_SHIFT (0U)
#define UARTx_IE7816_RXTE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_IE7816_RXTE_SHIFT)) & UARTx_IE7816_RXTE_MASK)
#define UARTx_IE7816_RXTE UARTx_IE7816_RXTE_MASK
#define UARTx_IE7816_TXTE_MASK (0x2U)
#define UARTx_IE7816_TXTE_SHIFT (1U)
#define UARTx_IE7816_TXTE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_IE7816_TXTE_SHIFT)) & UARTx_IE7816_TXTE_MASK)
#define UARTx_IE7816_TXTE UARTx_IE7816_TXTE_MASK
#define UARTx_IE7816_GTVE_MASK (0x4U)
#define UARTx_IE7816_GTVE_SHIFT (2U)
#define UARTx_IE7816_GTVE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_IE7816_GTVE_SHIFT)) & UARTx_IE7816_GTVE_MASK)
#define UARTx_IE7816_GTVE UARTx_IE7816_GTVE_MASK
#define UARTx_IE7816_ADTE_MASK (0x8U)
#define UARTx_IE7816_ADTE_SHIFT (3U)
#define UARTx_IE7816_ADTE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_IE7816_ADTE_SHIFT)) & UARTx_IE7816_ADTE_MASK)
#define UARTx_IE7816_ADTE UARTx_IE7816_ADTE_MASK
#define UARTx_IE7816_INITDE_MASK (0x10U)
#define UARTx_IE7816_INITDE_SHIFT (4U)
#define UARTx_IE7816_INITDE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_IE7816_INITDE_SHIFT)) & UARTx_IE7816_INITDE_MASK)
#define UARTx_IE7816_INITDE UARTx_IE7816_INITDE_MASK
#define UARTx_IE7816_BWTE_MASK (0x20U)
#define UARTx_IE7816_BWTE_SHIFT (5U)
#define UARTx_IE7816_BWTE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_IE7816_BWTE_SHIFT)) & UARTx_IE7816_BWTE_MASK)
#define UARTx_IE7816_BWTE UARTx_IE7816_BWTE_MASK
#define UARTx_IE7816_CWTE_MASK (0x40U)
#define UARTx_IE7816_CWTE_SHIFT (6U)
#define UARTx_IE7816_CWTE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_IE7816_CWTE_SHIFT)) & UARTx_IE7816_CWTE_MASK)
#define UARTx_IE7816_CWTE UARTx_IE7816_CWTE_MASK
#define UARTx_IE7816_WTE_MASK (0x80U)
#define UARTx_IE7816_WTE_SHIFT (7U)
#define UARTx_IE7816_WTE_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_IE7816_WTE_SHIFT)) & UARTx_IE7816_WTE_MASK)
#define UARTx_IE7816_WTE UARTx_IE7816_WTE_MASK
/*! @name IS7816 - UART 7816 Interrupt Status Register */
#define UARTx_IS7816_RXT_MASK (0x1U)
#define UARTx_IS7816_RXT_SHIFT (0U)
#define UARTx_IS7816_RXT_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_IS7816_RXT_SHIFT)) & UARTx_IS7816_RXT_MASK)
#define UARTx_IS7816_RXT UARTx_IS7816_RXT_MASK
#define UARTx_IS7816_TXT_MASK (0x2U)
#define UARTx_IS7816_TXT_SHIFT (1U)
#define UARTx_IS7816_TXT_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_IS7816_TXT_SHIFT)) & UARTx_IS7816_TXT_MASK)
#define UARTx_IS7816_TXT UARTx_IS7816_TXT_MASK
#define UARTx_IS7816_GTV_MASK (0x4U)
#define UARTx_IS7816_GTV_SHIFT (2U)
#define UARTx_IS7816_GTV_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_IS7816_GTV_SHIFT)) & UARTx_IS7816_GTV_MASK)
#define UARTx_IS7816_GTV UARTx_IS7816_GTV_MASK
#define UARTx_IS7816_ADT_MASK (0x8U)
#define UARTx_IS7816_ADT_SHIFT (3U)
#define UARTx_IS7816_ADT_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_IS7816_ADT_SHIFT)) & UARTx_IS7816_ADT_MASK)
#define UARTx_IS7816_ADT UARTx_IS7816_ADT_MASK
#define UARTx_IS7816_INITD_MASK (0x10U)
#define UARTx_IS7816_INITD_SHIFT (4U)
#define UARTx_IS7816_INITD_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_IS7816_INITD_SHIFT)) & UARTx_IS7816_INITD_MASK)
#define UARTx_IS7816_INITD UARTx_IS7816_INITD_MASK
#define UARTx_IS7816_BWT_MASK (0x20U)
#define UARTx_IS7816_BWT_SHIFT (5U)
#define UARTx_IS7816_BWT_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_IS7816_BWT_SHIFT)) & UARTx_IS7816_BWT_MASK)
#define UARTx_IS7816_BWT UARTx_IS7816_BWT_MASK
#define UARTx_IS7816_CWT_MASK (0x40U)
#define UARTx_IS7816_CWT_SHIFT (6U)
#define UARTx_IS7816_CWT_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_IS7816_CWT_SHIFT)) & UARTx_IS7816_CWT_MASK)
#define UARTx_IS7816_CWT UARTx_IS7816_CWT_MASK
#define UARTx_IS7816_WT_MASK (0x80U)
#define UARTx_IS7816_WT_SHIFT (7U)
#define UARTx_IS7816_WT_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_IS7816_WT_SHIFT)) & UARTx_IS7816_WT_MASK)
#define UARTx_IS7816_WT UARTx_IS7816_WT_MASK
/*! @name WP7816 - UART 7816 Wait Parameter Register */
#define UARTx_WP7816_WTX_MASK (0xFFU)
#define UARTx_WP7816_WTX_SHIFT (0U)
#define UARTx_WP7816_WTX_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_WP7816_WTX_SHIFT)) & UARTx_WP7816_WTX_MASK)
#define UARTx_WP7816_WTX UARTx_WP7816_WTX_MASK
/*! @name WN7816 - UART 7816 Wait N Register */
#define UARTx_WN7816_GTN_MASK (0xFFU)
#define UARTx_WN7816_GTN_SHIFT (0U)
#define UARTx_WN7816_GTN_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_WN7816_GTN_SHIFT)) & UARTx_WN7816_GTN_MASK)
#define UARTx_WN7816_GTN UARTx_WN7816_GTN_MASK
/*! @name WF7816 - UART 7816 Wait FD Register */
#define UARTx_WF7816_GTFD_MASK (0xFFU)
#define UARTx_WF7816_GTFD_SHIFT (0U)
#define UARTx_WF7816_GTFD_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_WF7816_GTFD_SHIFT)) & UARTx_WF7816_GTFD_MASK)
#define UARTx_WF7816_GTFD UARTx_WF7816_GTFD_MASK
/*! @name ET7816 - UART 7816 Error Threshold Register */
#define UARTx_ET7816_RXTHRESHOLD_MASK (0xFU)
#define UARTx_ET7816_RXTHRESHOLD_SHIFT (0U)
#define UARTx_ET7816_RXTHRESHOLD_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_ET7816_RXTHRESHOLD_SHIFT)) & UARTx_ET7816_RXTHRESHOLD_MASK)
#define UARTx_ET7816_RXTHRESHOLD UARTx_ET7816_RXTHRESHOLD_MASK
#define UARTx_ET7816_TXTHRESHOLD_MASK (0xF0U)
#define UARTx_ET7816_TXTHRESHOLD_SHIFT (4U)
#define UARTx_ET7816_TXTHRESHOLD_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_ET7816_TXTHRESHOLD_SHIFT)) & UARTx_ET7816_TXTHRESHOLD_MASK)
#define UARTx_ET7816_TXTHRESHOLD UARTx_ET7816_TXTHRESHOLD_MASK
/*! @name TL7816 - UART 7816 Transmit Length Register */
#define UARTx_TL7816_TLEN_MASK (0xFFU)
#define UARTx_TL7816_TLEN_SHIFT (0U)
#define UARTx_TL7816_TLEN_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_TL7816_TLEN_SHIFT)) & UARTx_TL7816_TLEN_MASK)
#define UARTx_TL7816_TLEN UARTx_TL7816_TLEN_MASK
/*! @name AP7816A_T0 - UART 7816 ATR Duration Timer Register A */
#define UARTx_AP7816A_T0_ADTI_H_MASK (0xFFU)
#define UARTx_AP7816A_T0_ADTI_H_SHIFT (0U)
#define UARTx_AP7816A_T0_ADTI_H_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_AP7816A_T0_ADTI_H_SHIFT)) & UARTx_AP7816A_T0_ADTI_H_MASK)
#define UARTx_AP7816A_T0_ADTI_H UARTx_AP7816A_T0_ADTI_H_MASK
/*! @name AP7816B_T0 - UART 7816 ATR Duration Timer Register B */
#define UARTx_AP7816B_T0_ADTI_L_MASK (0xFFU)
#define UARTx_AP7816B_T0_ADTI_L_SHIFT (0U)
#define UARTx_AP7816B_T0_ADTI_L_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_AP7816B_T0_ADTI_L_SHIFT)) & UARTx_AP7816B_T0_ADTI_L_MASK)
#define UARTx_AP7816B_T0_ADTI_L UARTx_AP7816B_T0_ADTI_L_MASK
/*! @name WP7816A_T0 - UART 7816 Wait Parameter Register A */
#define UARTx_WP7816A_T0_WI_H_MASK (0xFFU)
#define UARTx_WP7816A_T0_WI_H_SHIFT (0U)
#define UARTx_WP7816A_T0_WI_H_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_WP7816A_T0_WI_H_SHIFT)) & UARTx_WP7816A_T0_WI_H_MASK)
#define UARTx_WP7816A_T0_WI_H UARTx_WP7816A_T0_WI_H_MASK
/*! @name WP7816B_T0 - UART 7816 Wait Parameter Register B */
#define UARTx_WP7816B_T0_WI_L_MASK (0xFFU)
#define UARTx_WP7816B_T0_WI_L_SHIFT (0U)
#define UARTx_WP7816B_T0_WI_L_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_WP7816B_T0_WI_L_SHIFT)) & UARTx_WP7816B_T0_WI_L_MASK)
#define UARTx_WP7816B_T0_WI_L UARTx_WP7816B_T0_WI_L_MASK
/*! @name WP7816A_T1 - UART 7816 Wait Parameter Register A */
#define UARTx_WP7816A_T1_BWI_H_MASK (0xFFU)
#define UARTx_WP7816A_T1_BWI_H_SHIFT (0U)
#define UARTx_WP7816A_T1_BWI_H_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_WP7816A_T1_BWI_H_SHIFT)) & UARTx_WP7816A_T1_BWI_H_MASK)
#define UARTx_WP7816A_T1_BWI_H UARTx_WP7816A_T1_BWI_H_MASK
/*! @name WP7816B_T1 - UART 7816 Wait Parameter Register B */
#define UARTx_WP7816B_T1_BWI_L_MASK (0xFFU)
#define UARTx_WP7816B_T1_BWI_L_SHIFT (0U)
#define UARTx_WP7816B_T1_BWI_L_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_WP7816B_T1_BWI_L_SHIFT)) & UARTx_WP7816B_T1_BWI_L_MASK)
#define UARTx_WP7816B_T1_BWI_L UARTx_WP7816B_T1_BWI_L_MASK
/*! @name WGP7816_T1 - UART 7816 Wait and Guard Parameter Register */
#define UARTx_WGP7816_T1_BGI_MASK (0xFU)
#define UARTx_WGP7816_T1_BGI_SHIFT (0U)
#define UARTx_WGP7816_T1_BGI_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_WGP7816_T1_BGI_SHIFT)) & UARTx_WGP7816_T1_BGI_MASK)
#define UARTx_WGP7816_T1_BGI UARTx_WGP7816_T1_BGI_MASK
#define UARTx_WGP7816_T1_CWI1_MASK (0xF0U)
#define UARTx_WGP7816_T1_CWI1_SHIFT (4U)
#define UARTx_WGP7816_T1_CWI1_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_WGP7816_T1_CWI1_SHIFT)) & UARTx_WGP7816_T1_CWI1_MASK)
#define UARTx_WGP7816_T1_CWI1 UARTx_WGP7816_T1_CWI1_MASK
/*! @name WP7816C_T1 - UART 7816 Wait Parameter Register C */
#define UARTx_WP7816C_T1_CWI2_MASK (0x1FU)
#define UARTx_WP7816C_T1_CWI2_SHIFT (0U)
#define UARTx_WP7816C_T1_CWI2_SET(x) (((uint8_t)(((uint8_t)(x)) << UARTx_WP7816C_T1_CWI2_SHIFT)) & UARTx_WP7816C_T1_CWI2_MASK)
#define UARTx_WP7816C_T1_CWI2 UARTx_WP7816C_T1_CWI2_MASK
/*!
* @}
*/ /* end of group UARTx_Register_Masks */
/* UART - Peripheral instance base addresses */
/** Peripheral UART0 base address */
#define UART0_BASE (0x4006A000u)
/** Peripheral UART0 base pointer */
#define UART0 ((UART_TypeDef *)UART0_BASE)
/** Peripheral UART1 base address */
#define UART1_BASE (0x4006B000u)
/** Peripheral UART1 base pointer */
#define UART1 ((UART_TypeDef *)UART1_BASE)
/** Peripheral UART2 base address */
#define UART2_BASE (0x4006C000u)
/** Peripheral UART2 base pointer */
#define UART2 ((UART_TypeDef *)UART2_BASE)
/** Peripheral UART3 base address */
#define UART3_BASE (0x4006D000u)
/** Peripheral UART3 base pointer */
#define UART3 ((UART_TypeDef *)UART3_BASE)
/** Peripheral UART4 base address */
#define UART4_BASE (0x400EA000u)
/** Peripheral UART4 base pointer */
#define UART4 ((UARTTypeDef *)UART4_BASE)
/** Array initializer of UART peripheral base addresses */
#define UARTx_BASE_ADDRS { UART0_BASE, UART1_BASE, UART2_BASE, UART3_BASE, UART4_BASE }
/** Array initializer of UART peripheral base pointers */
#define UARTx_BASE_PTRS { UART0, UART1, UART2, UART3, UART4 }
/** Interrupt vectors for the UART peripheral type */
#define UARTx_RX_TX_IRQS { UART0Status_IRQn, UART1Status_IRQn, UART2Status_IRQn, UART3Status_IRQn, UART4Status_IRQn }
#define UARTx_ERR_IRQS { UART0Error_IRQn, UART1Error_IRQn, UART2Error_IRQn, UART3Error_IRQn, UART4Error_IRQn }
/*!
* @}
*/ /* end of group UARTx_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- USB Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup USBx_Peripheral_Access_Layer USB Peripheral Access Layer
* @{
*/
/** USB - Register Layout Typedef */
typedef struct {
__I uint8_t PERID; /**< Peripheral ID register, offset: 0x0 */
uint8_t RESERVED_0[3];
__I uint8_t IDCOMP; /**< Peripheral ID Complement register, offset: 0x4 */
uint8_t RESERVED_1[3];
__I uint8_t REV; /**< Peripheral Revision register, offset: 0x8 */
uint8_t RESERVED_2[3];
__I uint8_t ADDINFO; /**< Peripheral Additional Info register, offset: 0xC */
uint8_t RESERVED_3[3];
__IO uint8_t OTGISTAT; /**< OTG Interrupt Status register, offset: 0x10 */
uint8_t RESERVED_4[3];
__IO uint8_t OTGICR; /**< OTG Interrupt Control register, offset: 0x14 */
uint8_t RESERVED_5[3];
__IO uint8_t OTGSTAT; /**< OTG Status register, offset: 0x18 */
uint8_t RESERVED_6[3];
__IO uint8_t OTGCTL; /**< OTG Control register, offset: 0x1C */
uint8_t RESERVED_7[99];
__IO uint8_t ISTAT; /**< Interrupt Status register, offset: 0x80 */
uint8_t RESERVED_8[3];
__IO uint8_t INTEN; /**< Interrupt Enable register, offset: 0x84 */
uint8_t RESERVED_9[3];
__IO uint8_t ERRSTAT; /**< Error Interrupt Status register, offset: 0x88 */
uint8_t RESERVED_10[3];
__IO uint8_t ERREN; /**< Error Interrupt Enable register, offset: 0x8C */
uint8_t RESERVED_11[3];
__I uint8_t STAT; /**< Status register, offset: 0x90 */
uint8_t RESERVED_12[3];
__IO uint8_t CTL; /**< Control register, offset: 0x94 */
uint8_t RESERVED_13[3];
__IO uint8_t ADDR; /**< Address register, offset: 0x98 */
uint8_t RESERVED_14[3];
__IO uint8_t BDTPAGE1; /**< BDT Page register 1, offset: 0x9C */
uint8_t RESERVED_15[3];
__IO uint8_t FRMNUML; /**< Frame Number register Low, offset: 0xA0 */
uint8_t RESERVED_16[3];
__IO uint8_t FRMNUMH; /**< Frame Number register High, offset: 0xA4 */
uint8_t RESERVED_17[3];
__IO uint8_t TOKEN; /**< Token register, offset: 0xA8 */
uint8_t RESERVED_18[3];
__IO uint8_t SOFTHLD; /**< SOF Threshold register, offset: 0xAC */
uint8_t RESERVED_19[3];
__IO uint8_t BDTPAGE2; /**< BDT Page Register 2, offset: 0xB0 */
uint8_t RESERVED_20[3];
__IO uint8_t BDTPAGE3; /**< BDT Page Register 3, offset: 0xB4 */
uint8_t RESERVED_21[11];
struct { /* offset: 0xC0, array step: 0x4 */
__IO uint8_t V; /**< Endpoint Control register, array offset: 0xC0, array step: 0x4 */
uint8_t RESERVED_0[3];
} ENDPT[16];
__IO uint8_t USBCTRL; /**< USB Control register, offset: 0x100 */
uint8_t RESERVED_22[3];
__I uint8_t OBSERVE; /**< USB OTG Observe register, offset: 0x104 */
uint8_t RESERVED_23[3];
__IO uint8_t CONTROL; /**< USB OTG Control register, offset: 0x108 */
uint8_t RESERVED_24[3];
__IO uint8_t USBTRC0; /**< USB Transceiver Control register 0, offset: 0x10C */
uint8_t RESERVED_25[7];
__IO uint8_t USBFRMADJUST; /**< Frame Adjust Register, offset: 0x114 */
uint8_t RESERVED_26[43];
__IO uint8_t CLK_RECOVER_CTRL; /**< USB Clock recovery control, offset: 0x140 */
uint8_t RESERVED_27[3];
__IO uint8_t CLK_RECOVER_IRC_EN; /**< IRC48M oscillator enable register, offset: 0x144 */
uint8_t RESERVED_28[15];
__IO uint8_t CLK_RECOVER_INT_EN; /**< Clock recovery combined interrupt enable, offset: 0x154 */
uint8_t RESERVED_29[7];
__IO uint8_t CLK_RECOVER_INT_STATUS; /**< Clock recovery separated interrupt status, offset: 0x15C */
} USBx_TypeDef;
/* ----------------------------------------------------------------------------
-- USB Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup USBx_Register_Masks USB Register Masks
* @{
*/
/*! @name PERID - Peripheral ID register */
#define USBx_PERID_ID_MASK (0x3FU)
#define USBx_PERID_ID_SHIFT (0U)
#define USBx_PERID_ID_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_PERID_ID_SHIFT)) & USBx_PERID_ID_MASK)
#define USBx_PERID_ID USBx_PERID_ID_MASK
/*! @name IDCOMP - Peripheral ID Complement register */
#define USBx_IDCOMP_NID_MASK (0x3FU)
#define USBx_IDCOMP_NID_SHIFT (0U)
#define USBx_IDCOMP_NID_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_IDCOMP_NID_SHIFT)) & USBx_IDCOMP_NID_MASK)
#define USBx_IDCOMP_NID USBx_IDCOMP_NID_MASK
/*! @name REV - Peripheral Revision register */
#define USBx_REV_REV_MASK (0xFFU)
#define USBx_REV_REV_SHIFT (0U)
#define USBx_REV_REV_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_REV_REV_SHIFT)) & USBx_REV_REV_MASK)
#define USBx_REV_REV USBx_REV_REV_MASK
/*! @name ADDINFO - Peripheral Additional Info register */
#define USBx_ADDINFO_IEHOST_MASK (0x1U)
#define USBx_ADDINFO_IEHOST_SHIFT (0U)
#define USBx_ADDINFO_IEHOST_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ADDINFO_IEHOST_SHIFT)) & USBx_ADDINFO_IEHOST_MASK)
#define USBx_ADDINFO_IEHOST USBx_ADDINFO_IEHOST_MASK
/*! @name OTGISTAT - OTG Interrupt Status register */
#define USBx_OTGISTAT_AVBUSCHG_MASK (0x1U)
#define USBx_OTGISTAT_AVBUSCHG_SHIFT (0U)
#define USBx_OTGISTAT_AVBUSCHG_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGISTAT_AVBUSCHG_SHIFT)) & USBx_OTGISTAT_AVBUSCHG_MASK)
#define USBx_OTGISTAT_AVBUSCHG USBx_OTGISTAT_AVBUSCHG_MASK
#define USBx_OTGISTAT_B_SESS_CHG_MASK (0x4U)
#define USBx_OTGISTAT_B_SESS_CHG_SHIFT (2U)
#define USBx_OTGISTAT_B_SESS_CHG_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGISTAT_B_SESS_CHG_SHIFT)) & USBx_OTGISTAT_B_SESS_CHG_MASK)
#define USBx_OTGISTAT_B_SESS_CHG USBx_OTGISTAT_B_SESS_CHG_MASK
#define USBx_OTGISTAT_SESSVLDCHG_MASK (0x8U)
#define USBx_OTGISTAT_SESSVLDCHG_SHIFT (3U)
#define USBx_OTGISTAT_SESSVLDCHG_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGISTAT_SESSVLDCHG_SHIFT)) & USBx_OTGISTAT_SESSVLDCHG_MASK)
#define USBx_OTGISTAT_SESSVLDCHG USBx_OTGISTAT_SESSVLDCHG_MASK
#define USBx_OTGISTAT_LINE_STATE_CHG_MASK (0x20U)
#define USBx_OTGISTAT_LINE_STATE_CHG_SHIFT (5U)
#define USBx_OTGISTAT_LINE_STATE_CHG_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGISTAT_LINE_STATE_CHG_SHIFT)) & USBx_OTGISTAT_LINE_STATE_CHG_MASK)
#define USBx_OTGISTAT_LINE_STATE_CHG USBx_OTGISTAT_LINE_STATE_CHG_MASK
#define USBx_OTGISTAT_ONEMSEC_MASK (0x40U)
#define USBx_OTGISTAT_ONEMSEC_SHIFT (6U)
#define USBx_OTGISTAT_ONEMSEC_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGISTAT_ONEMSEC_SHIFT)) & USBx_OTGISTAT_ONEMSEC_MASK)
#define USBx_OTGISTAT_ONEMSEC USBx_OTGISTAT_ONEMSEC_MASK
#define USBx_OTGISTAT_IDCHG_MASK (0x80U)
#define USBx_OTGISTAT_IDCHG_SHIFT (7U)
#define USBx_OTGISTAT_IDCHG_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGISTAT_IDCHG_SHIFT)) & USBx_OTGISTAT_IDCHG_MASK)
#define USBx_OTGISTAT_IDCHG USBx_OTGISTAT_IDCHG_MASK
/*! @name OTGICR - OTG Interrupt Control register */
#define USBx_OTGICR_AVBUSEN_MASK (0x1U)
#define USBx_OTGICR_AVBUSEN_SHIFT (0U)
#define USBx_OTGICR_AVBUSEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGICR_AVBUSEN_SHIFT)) & USBx_OTGICR_AVBUSEN_MASK)
#define USBx_OTGICR_AVBUSEN USBx_OTGICR_AVBUSEN_MASK
#define USBx_OTGICR_BSESSEN_MASK (0x4U)
#define USBx_OTGICR_BSESSEN_SHIFT (2U)
#define USBx_OTGICR_BSESSEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGICR_BSESSEN_SHIFT)) & USBx_OTGICR_BSESSEN_MASK)
#define USBx_OTGICR_BSESSEN USBx_OTGICR_BSESSEN_MASK
#define USBx_OTGICR_SESSVLDEN_MASK (0x8U)
#define USBx_OTGICR_SESSVLDEN_SHIFT (3U)
#define USBx_OTGICR_SESSVLDEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGICR_SESSVLDEN_SHIFT)) & USBx_OTGICR_SESSVLDEN_MASK)
#define USBx_OTGICR_SESSVLDEN USBx_OTGICR_SESSVLDEN_MASK
#define USBx_OTGICR_LINESTATEEN_MASK (0x20U)
#define USBx_OTGICR_LINESTATEEN_SHIFT (5U)
#define USBx_OTGICR_LINESTATEEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGICR_LINESTATEEN_SHIFT)) & USBx_OTGICR_LINESTATEEN_MASK)
#define USBx_OTGICR_LINESTATEEN USBx_OTGICR_LINESTATEEN_MASK
#define USBx_OTGICR_ONEMSECEN_MASK (0x40U)
#define USBx_OTGICR_ONEMSECEN_SHIFT (6U)
#define USBx_OTGICR_ONEMSECEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGICR_ONEMSECEN_SHIFT)) & USBx_OTGICR_ONEMSECEN_MASK)
#define USBx_OTGICR_ONEMSECEN USBx_OTGICR_ONEMSECEN_MASK
#define USBx_OTGICR_IDEN_MASK (0x80U)
#define USBx_OTGICR_IDEN_SHIFT (7U)
#define USBx_OTGICR_IDEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGICR_IDEN_SHIFT)) & USBx_OTGICR_IDEN_MASK)
#define USBx_OTGICR_IDEN USBx_OTGICR_IDEN_MASK
/*! @name OTGSTAT - OTG Status register */
#define USBx_OTGSTAT_AVBUSVLD_MASK (0x1U)
#define USBx_OTGSTAT_AVBUSVLD_SHIFT (0U)
#define USBx_OTGSTAT_AVBUSVLD_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGSTAT_AVBUSVLD_SHIFT)) & USBx_OTGSTAT_AVBUSVLD_MASK)
#define USBx_OTGSTAT_AVBUSVLD USBx_OTGSTAT_AVBUSVLD_MASK
#define USBx_OTGSTAT_BSESSEND_MASK (0x4U)
#define USBx_OTGSTAT_BSESSEND_SHIFT (2U)
#define USBx_OTGSTAT_BSESSEND_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGSTAT_BSESSEND_SHIFT)) & USBx_OTGSTAT_BSESSEND_MASK)
#define USBx_OTGSTAT_BSESSEND USBx_OTGSTAT_BSESSEND_MASK
#define USBx_OTGSTAT_SESS_VLD_MASK (0x8U)
#define USBx_OTGSTAT_SESS_VLD_SHIFT (3U)
#define USBx_OTGSTAT_SESS_VLD_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGSTAT_SESS_VLD_SHIFT)) & USBx_OTGSTAT_SESS_VLD_MASK)
#define USBx_OTGSTAT_SESS_VLD USBx_OTGSTAT_SESS_VLD_MASK
#define USBx_OTGSTAT_LINESTATESTABLE_MASK (0x20U)
#define USBx_OTGSTAT_LINESTATESTABLE_SHIFT (5U)
#define USBx_OTGSTAT_LINESTATESTABLE_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGSTAT_LINESTATESTABLE_SHIFT)) & USBx_OTGSTAT_LINESTATESTABLE_MASK)
#define USBx_OTGSTAT_LINESTATESTABLE USBx_OTGSTAT_LINESTATESTABLE_MASK
#define USBx_OTGSTAT_ONEMSECEN_MASK (0x40U)
#define USBx_OTGSTAT_ONEMSECEN_SHIFT (6U)
#define USBx_OTGSTAT_ONEMSECEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGSTAT_ONEMSECEN_SHIFT)) & USBx_OTGSTAT_ONEMSECEN_MASK)
#define USBx_OTGSTAT_ONEMSECEN USBx_OTGSTAT_ONEMSECEN_MASK
#define USBx_OTGSTAT_ID_MASK (0x80U)
#define USBx_OTGSTAT_ID_SHIFT (7U)
#define USBx_OTGSTAT_ID_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGSTAT_ID_SHIFT)) & USBx_OTGSTAT_ID_MASK)
#define USBx_OTGSTAT_ID USBx_OTGSTAT_ID_MASK
/*! @name OTGCTL - OTG Control register */
#define USBx_OTGCTL_OTGEN_MASK (0x4U)
#define USBx_OTGCTL_OTGEN_SHIFT (2U)
#define USBx_OTGCTL_OTGEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGCTL_OTGEN_SHIFT)) & USBx_OTGCTL_OTGEN_MASK)
#define USBx_OTGCTL_OTGEN USBx_OTGCTL_OTGEN_MASK
#define USBx_OTGCTL_DMLOW_MASK (0x10U)
#define USBx_OTGCTL_DMLOW_SHIFT (4U)
#define USBx_OTGCTL_DMLOW_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGCTL_DMLOW_SHIFT)) & USBx_OTGCTL_DMLOW_MASK)
#define USBx_OTGCTL_DMLOW USBx_OTGCTL_DMLOW_MASK
#define USBx_OTGCTL_DPLOW_MASK (0x20U)
#define USBx_OTGCTL_DPLOW_SHIFT (5U)
#define USBx_OTGCTL_DPLOW_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGCTL_DPLOW_SHIFT)) & USBx_OTGCTL_DPLOW_MASK)
#define USBx_OTGCTL_DPLOW USBx_OTGCTL_DPLOW_MASK
#define USBx_OTGCTL_DPHIGH_MASK (0x80U)
#define USBx_OTGCTL_DPHIGH_SHIFT (7U)
#define USBx_OTGCTL_DPHIGH_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OTGCTL_DPHIGH_SHIFT)) & USBx_OTGCTL_DPHIGH_MASK)
#define USBx_OTGCTL_DPHIGH USBx_OTGCTL_DPHIGH_MASK
/*! @name ISTAT - Interrupt Status register */
#define USBx_ISTAT_USBRST_MASK (0x1U)
#define USBx_ISTAT_USBRST_SHIFT (0U)
#define USBx_ISTAT_USBRST_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ISTAT_USBRST_SHIFT)) & USBx_ISTAT_USBRST_MASK)
#define USBx_ISTAT_USBRST USBx_ISTAT_USBRST_SET(1)
#define USBx_ISTAT_ERROR_MASK (0x2U)
#define USBx_ISTAT_ERROR_SHIFT (1U)
#define USBx_ISTAT_ERROR_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ISTAT_ERROR_SHIFT)) & USBx_ISTAT_ERROR_MASK)
#define USBx_ISTAT_ERROR USBx_ISTAT_ERROR_SET(1)
#define USBx_ISTAT_SOFTOK_MASK (0x4U)
#define USBx_ISTAT_SOFTOK_SHIFT (2U)
#define USBx_ISTAT_SOFTOK_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ISTAT_SOFTOK_SHIFT)) & USBx_ISTAT_SOFTOK_MASK)
#define USBx_ISTAT_SOFTOK USBx_ISTAT_SOFTOK_SET(1)
#define USBx_ISTAT_TOKDNE_MASK (0x8U)
#define USBx_ISTAT_TOKDNE_SHIFT (3U)
#define USBx_ISTAT_TOKDNE_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ISTAT_TOKDNE_SHIFT)) & USBx_ISTAT_TOKDNE_MASK)
#define USBx_ISTAT_TOKDNE USBx_ISTAT_TOKDNE_SET(1)
#define USBx_ISTAT_SLEEP_MASK (0x10U)
#define USBx_ISTAT_SLEEP_SHIFT (4U)
#define USBx_ISTAT_SLEEP_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ISTAT_SLEEP_SHIFT)) & USBx_ISTAT_SLEEP_MASK)
#define USBx_ISTAT_SLEEP USBx_ISTAT_SLEEP_SET(1)
#define USBx_ISTAT_RESUME_MASK (0x20U)
#define USBx_ISTAT_RESUME_SHIFT (5U)
#define USBx_ISTAT_RESUME_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ISTAT_RESUME_SHIFT)) & USBx_ISTAT_RESUME_MASK)
#define USBx_ISTAT_RESUME USBx_ISTAT_RESUME_SET(1)
#define USBx_ISTAT_ATTACH_MASK (0x40U)
#define USBx_ISTAT_ATTACH_SHIFT (6U)
#define USBx_ISTAT_ATTACH_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ISTAT_ATTACH_SHIFT)) & USBx_ISTAT_ATTACH_MASK)
#define USBx_ISTAT_ATTACH USBx_ISTAT_ATTACH_MASK
#define USBx_ISTAT_STALL_MASK (0x80U)
#define USBx_ISTAT_STALL_SHIFT (7U)
#define USBx_ISTAT_STALL_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ISTAT_STALL_SHIFT)) & USBx_ISTAT_STALL_MASK)
#define USBx_ISTAT_STALL USBx_ISTAT_STALL_SET(1)
/*! @name INTEN - Interrupt Enable register */
#define USBx_INTEN_USBRSTEN_MASK (0x1U)
#define USBx_INTEN_USBRSTEN_SHIFT (0U)
#define USBx_INTEN_USBRSTEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_INTEN_USBRSTEN_SHIFT)) & USBx_INTEN_USBRSTEN_MASK)
#define USBx_INTEN_USBRSTEN USBx_INTEN_USBRSTEN_SET(1)
#define USBx_INTEN_ERROREN_MASK (0x2U)
#define USBx_INTEN_ERROREN_SHIFT (1U)
#define USBx_INTEN_ERROREN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_INTEN_ERROREN_SHIFT)) & USBx_INTEN_ERROREN_MASK)
#define USBx_INTEN_ERROREN USBx_INTEN_ERROREN_SET(1)
#define USBx_INTEN_SOFTOKEN_MASK (0x4U)
#define USBx_INTEN_SOFTOKEN_SHIFT (2U)
#define USBx_INTEN_SOFTOKEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_INTEN_SOFTOKEN_SHIFT)) & USBx_INTEN_SOFTOKEN_MASK)
#define USBx_INTEN_SOFTOKEN USBx_INTEN_SOFTOKEN_SET(1)
#define USBx_INTEN_TOKDNEEN_MASK (0x8U)
#define USBx_INTEN_TOKDNEEN_SHIFT (3U)
#define USBx_INTEN_TOKDNEEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_INTEN_TOKDNEEN_SHIFT)) & USBx_INTEN_TOKDNEEN_MASK)
#define USBx_INTEN_TOKDNEEN USBx_INTEN_TOKDNEEN_SET(1)
#define USBx_INTEN_SLEEPEN_MASK (0x10U)
#define USBx_INTEN_SLEEPEN_SHIFT (4U)
#define USBx_INTEN_SLEEPEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_INTEN_SLEEPEN_SHIFT)) & USBx_INTEN_SLEEPEN_MASK)
#define USBx_INTEN_SLEEPEN USBx_INTEN_SLEEPEN_SET(1)
#define USBx_INTEN_RESUMEEN_MASK (0x20U)
#define USBx_INTEN_RESUMEEN_SHIFT (5U)
#define USBx_INTEN_RESUMEEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_INTEN_RESUMEEN_SHIFT)) & USBx_INTEN_RESUMEEN_MASK)
#define USBx_INTEN_RESUMEEN USBx_INTEN_RESUMEEN_SET(1)
#define USBx_INTEN_ATTACHEN_MASK (0x40U)
#define USBx_INTEN_ATTACHEN_SHIFT (6U)
#define USBx_INTEN_ATTACHEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_INTEN_ATTACHEN_SHIFT)) & USBx_INTEN_ATTACHEN_MASK)
#define USBx_INTEN_ATTACHEN USBx_INTEN_ATTACHEN_MASK
#define USBx_INTEN_STALLEN_MASK (0x80U)
#define USBx_INTEN_STALLEN_SHIFT (7U)
#define USBx_INTEN_STALLEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_INTEN_STALLEN_SHIFT)) & USBx_INTEN_STALLEN_MASK)
#define USBx_INTEN_STALLEN USBx_INTEN_STALLEN_SET(1)
/*! @name ERRSTAT - Error Interrupt Status register */
#define USBx_ERRSTAT_PIDERR_MASK (0x1U)
#define USBx_ERRSTAT_PIDERR_SHIFT (0U)
#define USBx_ERRSTAT_PIDERR_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ERRSTAT_PIDERR_SHIFT)) & USBx_ERRSTAT_PIDERR_MASK)
#define USBx_ERRSTAT_PIDERR USBx_ERRSTAT_PIDERR_MASK
#define USBx_ERRSTAT_CRC5EOF_MASK (0x2U)
#define USBx_ERRSTAT_CRC5EOF_SHIFT (1U)
#define USBx_ERRSTAT_CRC5EOF_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ERRSTAT_CRC5EOF_SHIFT)) & USBx_ERRSTAT_CRC5EOF_MASK)
#define USBx_ERRSTAT_CRC5EOF USBx_ERRSTAT_CRC5EOF_MASK
#define USBx_ERRSTAT_CRC16_MASK (0x4U)
#define USBx_ERRSTAT_CRC16_SHIFT (2U)
#define USBx_ERRSTAT_CRC16_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ERRSTAT_CRC16_SHIFT)) & USBx_ERRSTAT_CRC16_MASK)
#define USBx_ERRSTAT_CRC16 USBx_ERRSTAT_CRC16_MASK
#define USBx_ERRSTAT_DFN8_MASK (0x8U)
#define USBx_ERRSTAT_DFN8_SHIFT (3U)
#define USBx_ERRSTAT_DFN8_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ERRSTAT_DFN8_SHIFT)) & USBx_ERRSTAT_DFN8_MASK)
#define USBx_ERRSTAT_DFN8 USBx_ERRSTAT_DFN8_MASK
#define USBx_ERRSTAT_BTOERR_MASK (0x10U)
#define USBx_ERRSTAT_BTOERR_SHIFT (4U)
#define USBx_ERRSTAT_BTOERR_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ERRSTAT_BTOERR_SHIFT)) & USBx_ERRSTAT_BTOERR_MASK)
#define USBx_ERRSTAT_BTOERR USBx_ERRSTAT_BTOERR_MASK
#define USBx_ERRSTAT_DMAERR_MASK (0x20U)
#define USBx_ERRSTAT_DMAERR_SHIFT (5U)
#define USBx_ERRSTAT_DMAERR_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ERRSTAT_DMAERR_SHIFT)) & USBx_ERRSTAT_DMAERR_MASK)
#define USBx_ERRSTAT_DMAERR USBx_ERRSTAT_DMAERR_MASK
#define USBx_ERRSTAT_BTSERR_MASK (0x80U)
#define USBx_ERRSTAT_BTSERR_SHIFT (7U)
#define USBx_ERRSTAT_BTSERR_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ERRSTAT_BTSERR_SHIFT)) & USBx_ERRSTAT_BTSERR_MASK)
#define USBx_ERRSTAT_BTSERR USBx_ERRSTAT_BTSERR_MASK
/*! @name ERREN - Error Interrupt Enable register */
#define USBx_ERREN_PIDERREN_MASK (0x1U)
#define USBx_ERREN_PIDERREN_SHIFT (0U)
#define USBx_ERREN_PIDERREN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ERREN_PIDERREN_SHIFT)) & USBx_ERREN_PIDERREN_MASK)
#define USBx_ERREN_PIDERREN USBx_ERREN_PIDERREN_MASK
#define USBx_ERREN_CRC5EOFEN_MASK (0x2U)
#define USBx_ERREN_CRC5EOFEN_SHIFT (1U)
#define USBx_ERREN_CRC5EOFEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ERREN_CRC5EOFEN_SHIFT)) & USBx_ERREN_CRC5EOFEN_MASK)
#define USBx_ERREN_CRC5EOFEN USBx_ERREN_CRC5EOFEN_MASK
#define USBx_ERREN_CRC16EN_MASK (0x4U)
#define USBx_ERREN_CRC16EN_SHIFT (2U)
#define USBx_ERREN_CRC16EN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ERREN_CRC16EN_SHIFT)) & USBx_ERREN_CRC16EN_MASK)
#define USBx_ERREN_CRC16EN USBx_ERREN_CRC16EN_MASK
#define USBx_ERREN_DFN8EN_MASK (0x8U)
#define USBx_ERREN_DFN8EN_SHIFT (3U)
#define USBx_ERREN_DFN8EN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ERREN_DFN8EN_SHIFT)) & USBx_ERREN_DFN8EN_MASK)
#define USBx_ERREN_DFN8EN USBx_ERREN_DFN8EN_MASK
#define USBx_ERREN_BTOERREN_MASK (0x10U)
#define USBx_ERREN_BTOERREN_SHIFT (4U)
#define USBx_ERREN_BTOERREN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ERREN_BTOERREN_SHIFT)) & USBx_ERREN_BTOERREN_MASK)
#define USBx_ERREN_BTOERREN USBx_ERREN_BTOERREN_MASK
#define USBx_ERREN_DMAERREN_MASK (0x20U)
#define USBx_ERREN_DMAERREN_SHIFT (5U)
#define USBx_ERREN_DMAERREN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ERREN_DMAERREN_SHIFT)) & USBx_ERREN_DMAERREN_MASK)
#define USBx_ERREN_DMAERREN USBx_ERREN_DMAERREN_MASK
#define USBx_ERREN_BTSERREN_MASK (0x80U)
#define USBx_ERREN_BTSERREN_SHIFT (7U)
#define USBx_ERREN_BTSERREN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ERREN_BTSERREN_SHIFT)) & USBx_ERREN_BTSERREN_MASK)
#define USBx_ERREN_BTSERREN USBx_ERREN_BTSERREN_MASK
/*! @name STAT - Status register */
#define USBx_STAT_ODD_MASK (0x4U)
#define USBx_STAT_ODD_SHIFT (2U)
#define USBx_STAT_ODD_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_STAT_ODD_SHIFT)) & USBx_STAT_ODD_MASK)
#define USBx_STAT_ODD USBx_STAT_ODD_MASK
#define USBx_STAT_TX_MASK (0x8U)
#define USBx_STAT_TX_SHIFT (3U)
#define USBx_STAT_TX_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_STAT_TX_SHIFT)) & USBx_STAT_TX_MASK)
#define USBx_STAT_TX USBx_STAT_TX_MASK
#define USBx_STAT_ENDP_MASK (0xF0U)
#define USBx_STAT_ENDP_SHIFT (4U)
#define USBx_STAT_ENDP_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_STAT_ENDP_SHIFT)) & USBx_STAT_ENDP_MASK)
#define USBx_STAT_ENDP USBx_STAT_ENDP_MASK
/*! @name CTL - Control register */
#define USBx_CTL_USBENSOFEN_MASK (0x1U)
#define USBx_CTL_USBENSOFEN_SHIFT (0U)
#define USBx_CTL_USBENSOFEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_CTL_USBENSOFEN_SHIFT)) & USBx_CTL_USBENSOFEN_MASK)
#define USBx_CTL_USBENSOFEN USBx_CTL_USBENSOFEN_SET(1)
#define USBx_CTL_ODDRST_MASK (0x2U)
#define USBx_CTL_ODDRST_SHIFT (1U)
#define USBx_CTL_ODDRST_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_CTL_ODDRST_SHIFT)) & USBx_CTL_ODDRST_MASK)
#define USBx_CTL_ODDRST USBx_CTL_ODDRST_SET(1)
#define USBx_CTL_RESUME_MASK (0x4U)
#define USBx_CTL_RESUME_SHIFT (2U)
#define USBx_CTL_RESUME_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_CTL_RESUME_SHIFT)) & USBx_CTL_RESUME_MASK)
#define USBx_CTL_RESUME USBx_CTL_RESUME_SET(1)
#define USBx_CTL_HOSTMODEEN_MASK (0x8U)
#define USBx_CTL_HOSTMODEEN_SHIFT (3U)
#define USBx_CTL_HOSTMODEEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_CTL_HOSTMODEEN_SHIFT)) & USBx_CTL_HOSTMODEEN_MASK)
#define USBx_CTL_HOSTMODEEN USBx_CTL_HOSTMODEEN_SET(1)
#define USBx_CTL_RESET_MASK (0x10U)
#define USBx_CTL_RESET_SHIFT (4U)
#define USBx_CTL_RESET_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_CTL_RESET_SHIFT)) & USBx_CTL_RESET_MASK)
#define USBx_CTL_RESET USBx_CTL_RESET_MASK
#define USBx_CTL_TXSUSPENDTOKENBUSY_MASK (0x20U)
#define USBx_CTL_TXSUSPENDTOKENBUSY_SHIFT (5U)
#define USBx_CTL_TXSUSPENDTOKENBUSY_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_CTL_TXSUSPENDTOKENBUSY_SHIFT)) & USBx_CTL_TXSUSPENDTOKENBUSY_MASK)
#define USBx_CTL_TXSUSPENDTOKENBUSY USBx_CTL_TXSUSPENDTOKENBUSY_SET(1)
#define USBx_CTL_SE0_MASK (0x40U)
#define USBx_CTL_SE0_SHIFT (6U)
#define USBx_CTL_SE0_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_CTL_SE0_SHIFT)) & USBx_CTL_SE0_MASK)
#define USBx_CTL_SE0 USBx_CTL_SE0_MASK
#define USBx_CTL_JSTATE_MASK (0x80U)
#define USBx_CTL_JSTATE_SHIFT (7U)
#define USBx_CTL_JSTATE_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_CTL_JSTATE_SHIFT)) & USBx_CTL_JSTATE_MASK)
#define USBx_CTL_JSTATE USBx_CTL_JSTATE_MASK
/*! @name ADDR - Address register */
#define USBx_ADDR_ADDR_MASK (0x7FU)
#define USBx_ADDR_ADDR_SHIFT (0U)
#define USBx_ADDR_ADDR_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ADDR_ADDR_SHIFT)) & USBx_ADDR_ADDR_MASK)
#define USBx_ADDR_ADDR USBx_ADDR_ADDR_MASK
#define USBx_ADDR_LSEN_MASK (0x80U)
#define USBx_ADDR_LSEN_SHIFT (7U)
#define USBx_ADDR_LSEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ADDR_LSEN_SHIFT)) & USBx_ADDR_LSEN_MASK)
#define USBx_ADDR_LSEN USBx_ADDR_LSEN_MASK
/*! @name BDTPAGE1 - BDT Page register 1 */
#define USBx_BDTPAGE1_BDTBA_MASK (0xFEU)
#define USBx_BDTPAGE1_BDTBA_SHIFT (1U)
#define USBx_BDTPAGE1_BDTBA_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_BDTPAGE1_BDTBA_SHIFT)) & USBx_BDTPAGE1_BDTBA_MASK)
#define USBx_BDTPAGE1_BDTBA USBx_BDTPAGE1_BDTBA_MASK
/*! @name FRMNUML - Frame Number register Low */
#define USBx_FRMNUML_FRM_MASK (0xFFU)
#define USBx_FRMNUML_FRM_SHIFT (0U)
#define USBx_FRMNUML_FRM_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_FRMNUML_FRM_SHIFT)) & USBx_FRMNUML_FRM_MASK)
#define USBx_FRMNUML_FRM USBx_FRMNUML_FRM_MASK
/*! @name FRMNUMH - Frame Number register High */
#define USBx_FRMNUMH_FRM_MASK (0x7U)
#define USBx_FRMNUMH_FRM_SHIFT (0U)
#define USBx_FRMNUMH_FRM_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_FRMNUMH_FRM_SHIFT)) & USBx_FRMNUMH_FRM_MASK)
#define USBx_FRMNUMH_FRM USBx_FRMNUMH_FRM_MASK
/*! @name TOKEN - Token register */
#define USBx_TOKEN_TOKENENDPT_MASK (0xFU)
#define USBx_TOKEN_TOKENENDPT_SHIFT (0U)
#define USBx_TOKEN_TOKENENDPT_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_TOKEN_TOKENENDPT_SHIFT)) & USBx_TOKEN_TOKENENDPT_MASK)
#define USBx_TOKEN_TOKENENDPT USBx_TOKEN_TOKENENDPT_MASK
#define USBx_TOKEN_TOKENPID_MASK (0xF0U)
#define USBx_TOKEN_TOKENPID_SHIFT (4U)
#define USBx_TOKEN_TOKENPID_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_TOKEN_TOKENPID_SHIFT)) & USBx_TOKEN_TOKENPID_MASK)
#define USBx_TOKEN_TOKENPID USBx_TOKEN_TOKENPID_MASK
/*! @name SOFTHLD - SOF Threshold register */
#define USBx_SOFTHLD_CNT_MASK (0xFFU)
#define USBx_SOFTHLD_CNT_SHIFT (0U)
#define USBx_SOFTHLD_CNT_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_SOFTHLD_CNT_SHIFT)) & USBx_SOFTHLD_CNT_MASK)
#define USBx_SOFTHLD_CNT USBx_SOFTHLD_CNT_MASK
/*! @name BDTPAGE2 - BDT Page Register 2 */
#define USBx_BDTPAGE2_BDTBA_MASK (0xFFU)
#define USBx_BDTPAGE2_BDTBA_SHIFT (0U)
#define USBx_BDTPAGE2_BDTBA_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_BDTPAGE2_BDTBA_SHIFT)) & USBx_BDTPAGE2_BDTBA_MASK)
#define USBx_BDTPAGE2_BDTBA USBx_BDTPAGE2_BDTBA_MASK
/*! @name BDTPAGE3 - BDT Page Register 3 */
#define USBx_BDTPAGE3_BDTBA_MASK (0xFFU)
#define USBx_BDTPAGE3_BDTBA_SHIFT (0U)
#define USBx_BDTPAGE3_BDTBA_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_BDTPAGE3_BDTBA_SHIFT)) & USBx_BDTPAGE3_BDTBA_MASK)
#define USBx_BDTPAGE3_BDTBA USBx_BDTPAGE3_BDTBA_MASK
/*! @name ENDPT - Endpoint Control register */
#define USBx_ENDPTn_EPHSHK_MASK (0x1U)
#define USBx_ENDPTn_EPHSHK_SHIFT (0U)
#define USBx_ENDPTn_EPHSHK_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ENDPTn_EPHSHK_SHIFT)) & USBx_ENDPTn_EPHSHK_MASK)
#define USBx_ENDPTn_EPHSHK USBx_ENDPTn_EPHSHK_SET(1)
#define USBx_ENDPTn_EPSTALL_MASK (0x2U)
#define USBx_ENDPTn_EPSTALL_SHIFT (1U)
#define USBx_ENDPTn_EPSTALL_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ENDPTn_EPSTALL_SHIFT)) & USBx_ENDPTn_EPSTALL_MASK)
#define USBx_ENDPTn_EPSTALL USBx_ENDPTn_EPSTALL_SET(1)
#define USBx_ENDPTn_EPTXEN_MASK (0x4U)
#define USBx_ENDPTn_EPTXEN_SHIFT (2U)
#define USBx_ENDPTn_EPTXEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ENDPTn_EPTXEN_SHIFT)) & USBx_ENDPTn_EPTXEN_MASK)
#define USBx_ENDPTn_EPTXEN USBx_ENDPTn_EPTXEN_SET(1)
#define USBx_ENDPTn_EPRXEN_MASK (0x8U)
#define USBx_ENDPTn_EPRXEN_SHIFT (3U)
#define USBx_ENDPTn_EPRXEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ENDPTn_EPRXEN_SHIFT)) & USBx_ENDPTn_EPRXEN_MASK)
#define USBx_ENDPTn_EPRXEN USBx_ENDPTn_EPRXEN_SET(1)
#define USBx_ENDPTn_EPCTLDIS_MASK (0x10U)
#define USBx_ENDPTn_EPCTLDIS_SHIFT (4U)
#define USBx_ENDPTn_EPCTLDIS_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ENDPTn_EPCTLDIS_SHIFT)) & USBx_ENDPTn_EPCTLDIS_MASK)
#define USBx_ENDPTn_EPCTLDIS USBx_ENDPTn_EPCTLDIS_SET(1)
#define USBx_ENDPTn_RETRYDIS_MASK (0x40U)
#define USBx_ENDPTn_RETRYDIS_SHIFT (6U)
#define USBx_ENDPTn_RETRYDIS_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ENDPTn_RETRYDIS_SHIFT)) & USBx_ENDPTn_RETRYDIS_MASK)
#define USBx_ENDPTn_RETRYDIS USBx_ENDPTn_RETRYDIS_MASK
#define USBx_ENDPTn_HOSTWOHUB_MASK (0x80U)
#define USBx_ENDPTn_HOSTWOHUB_SHIFT (7U)
#define USBx_ENDPTn_HOSTWOHUB_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_ENDPTn_HOSTWOHUB_SHIFT)) & USBx_ENDPTn_HOSTWOHUB_MASK)
#define USBx_ENDPTn_HOSTWOHUB USBx_ENDPTn_HOSTWOHUB_MASK
/* The count of USBx_ENDPT */
#define USBx_ENDPTn_COUNT (16U)
/*! @name USBCTRL - USB Control register */
#define USBx_USBCTRL_PDE_MASK (0x40U)
#define USBx_USBCTRL_PDE_SHIFT (6U)
#define USBx_USBCTRL_PDE_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_USBCTRL_PDE_SHIFT)) & USBx_USBCTRL_PDE_MASK)
#define USBx_USBCTRL_PDE USBx_USBCTRL_PDE_MASK
#define USBx_USBCTRL_SUSP_MASK (0x80U)
#define USBx_USBCTRL_SUSP_SHIFT (7U)
#define USBx_USBCTRL_SUSP_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_USBCTRL_SUSP_SHIFT)) & USBx_USBCTRL_SUSP_MASK)
#define USBx_USBCTRL_SUSP USBx_USBCTRL_SUSP_MASK
/*! @name OBSERVE - USB OTG Observe register */
#define USBx_OBSERVE_DMPD_MASK (0x10U)
#define USBx_OBSERVE_DMPD_SHIFT (4U)
#define USBx_OBSERVE_DMPD_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OBSERVE_DMPD_SHIFT)) & USBx_OBSERVE_DMPD_MASK)
#define USBx_OBSERVE_DMPD USBx_OBSERVE_DMPD_MASK
#define USBx_OBSERVE_DPPD_MASK (0x40U)
#define USBx_OBSERVE_DPPD_SHIFT (6U)
#define USBx_OBSERVE_DPPD_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OBSERVE_DPPD_SHIFT)) & USBx_OBSERVE_DPPD_MASK)
#define USBx_OBSERVE_DPPD USBx_OBSERVE_DPPD_MASK
#define USBx_OBSERVE_DPPU_MASK (0x80U)
#define USBx_OBSERVE_DPPU_SHIFT (7U)
#define USBx_OBSERVE_DPPU_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_OBSERVE_DPPU_SHIFT)) & USBx_OBSERVE_DPPU_MASK)
#define USBx_OBSERVE_DPPU USBx_OBSERVE_DPPU_MASK
/*! @name CONTROL - USB OTG Control register */
#define USBx_CONTROL_DPPULLUPNONOTG_MASK (0x10U)
#define USBx_CONTROL_DPPULLUPNONOTG_SHIFT (4U)
#define USBx_CONTROL_DPPULLUPNONOTG_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_CONTROL_DPPULLUPNONOTG_SHIFT)) & USBx_CONTROL_DPPULLUPNONOTG_MASK)
#define USBx_CONTROL_DPPULLUPNONOTG USBx_CONTROL_DPPULLUPNONOTG_SET(1)
/*! @name USBTRC0 - USB Transceiver Control register 0 */
#define USBx_USBTRC0_USBx_RESUME_INT_MASK (0x1U)
#define USBx_USBTRC0_USBx_RESUME_INT_SHIFT (0U)
#define USBx_USBTRC0_USBx_RESUME_INT_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_USBTRC0_USBx_RESUME_INT_SHIFT)) & USBx_USBTRC0_USBx_RESUME_INT_MASK)
#define USBx_USBTRC0_USBx_RESUME_INT USBx_USBTRC0_USBx_RESUME_INT_MASK
#define USBx_USBTRC0_SYNC_DET_MASK (0x2U)
#define USBx_USBTRC0_SYNC_DET_SHIFT (1U)
#define USBx_USBTRC0_SYNC_DET_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_USBTRC0_SYNC_DET_SHIFT)) & USBx_USBTRC0_SYNC_DET_MASK)
#define USBx_USBTRC0_SYNC_DET USBx_USBTRC0_SYNC_DET_MASK
#define USBx_USBTRC0_USBx_CLK_RECOVERY_INT_MASK (0x4U)
#define USBx_USBTRC0_USBx_CLK_RECOVERY_INT_SHIFT (2U)
#define USBx_USBTRC0_USBx_CLK_RECOVERY_INT_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_USBTRC0_USBx_CLK_RECOVERY_INT_SHIFT)) & USBx_USBTRC0_USBx_CLK_RECOVERY_INT_MASK)
#define USBx_USBTRC0_USBx_CLK_RECOVERY_INT USBx_USBTRC0_USBx_CLK_RECOVERY_INT_MASK
#define USBx_USBTRC0_USBRESMEN_MASK (0x20U)
#define USBx_USBTRC0_USBRESMEN_SHIFT (5U)
#define USBx_USBTRC0_USBRESMEN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_USBTRC0_USBRESMEN_SHIFT)) & USBx_USBTRC0_USBRESMEN_MASK)
#define USBx_USBTRC0_USBRESMEN USBx_USBTRC0_USBRESMEN_MASK
#define USBx_USBTRC0_USBRESET_MASK (0x80U)
#define USBx_USBTRC0_USBRESET_SHIFT (7U)
#define USBx_USBTRC0_USBRESET_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_USBTRC0_USBRESET_SHIFT)) & USBx_USBTRC0_USBRESET_MASK)
#define USBx_USBTRC0_USBRESET USBx_USBTRC0_USBRESET_SET(1)
/*! @name USBFRMADJUST - Frame Adjust Register */
#define USBx_USBFRMADJUST_ADJ_MASK (0xFFU)
#define USBx_USBFRMADJUST_ADJ_SHIFT (0U)
#define USBx_USBFRMADJUST_ADJ_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_USBFRMADJUST_ADJ_SHIFT)) & USBx_USBFRMADJUST_ADJ_MASK)
#define USBx_USBFRMADJUST_ADJ USBx_USBFRMADJUST_ADJ_MASK
/*! @name CLK_RECOVER_CTRL - USB Clock recovery control */
#define USBx_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK (0x20U)
#define USBx_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT (5U)
#define USBx_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN(x) (((uint8_t)(((uint8_t)(x)) << USBx_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT)) & USBx_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK)
#define USBx_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK (0x40U)
#define USBx_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT (6U)
#define USBx_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN(x) (((uint8_t)(((uint8_t)(x)) << USBx_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT)) & USBx_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK)
#define USBx_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK (0x80U)
#define USBx_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT (7U)
#define USBx_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT)) & USBx_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK)
#define USBx_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN USBx_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SET(1)
/*! @name CLK_RECOVER_IRC_EN - IRC48M oscillator enable register */
#define USBx_CLK_RECOVER_IRC_EN_REG_EN_MASK (0x1U)
#define USBx_CLK_RECOVER_IRC_EN_REG_EN_SHIFT (0U)
#define USBx_CLK_RECOVER_IRC_EN_REG_EN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_CLK_RECOVER_IRC_EN_REG_EN_SHIFT)) & USBx_CLK_RECOVER_IRC_EN_REG_EN_MASK)
#define USBx_CLK_RECOVER_IRC_EN_REG_EN USBx_CLK_RECOVER_IRC_EN_REG_EN_SET(1)
#define USBx_CLK_RECOVER_IRC_EN_IRC_EN_MASK (0x2U)
#define USBx_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT (1U)
#define USBx_CLK_RECOVER_IRC_EN_IRC_EN_SET(x) (((uint8_t)(((uint8_t)(x)) << USBx_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT)) & USBx_CLK_RECOVER_IRC_EN_IRC_EN_MASK)
#define USBx_CLK_RECOVER_IRC_EN_IRC_EN USBx_CLK_RECOVER_IRC_EN_IRC_EN_SET(1)
/*! @name CLK_RECOVER_INT_EN - Clock recovery combined interrupt enable */
#define USBx_CLK_RECOVER_INT_EN_OVF_ERROR_EN_MASK (0x10U)
#define USBx_CLK_RECOVER_INT_EN_OVF_ERROR_EN_SHIFT (4U)
#define USBx_CLK_RECOVER_INT_EN_OVF_ERROR_EN(x) (((uint8_t)(((uint8_t)(x)) << USBx_CLK_RECOVER_INT_EN_OVF_ERROR_EN_SHIFT)) & USBx_CLK_RECOVER_INT_EN_OVF_ERROR_EN_MASK)
/*! @name CLK_RECOVER_INT_STATUS - Clock recovery separated interrupt status */
#define USBx_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK (0x10U)
#define USBx_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT (4U)
#define USBx_CLK_RECOVER_INT_STATUS_OVF_ERROR(x) (((uint8_t)(((uint8_t)(x)) << USBx_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT)) & USBx_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK)
/*!
* @}
*/ /* end of group USBx_Register_Masks */
/* USB - Peripheral instance base addresses */
/** Peripheral USB0 base address */
#define USB0_BASE (0x40072000u)
/** Peripheral USB0 base pointer */
#define USB0 ((USBx_TypeDef *)USB0_BASE)
/** Array initializer of USB peripheral base addresses */
#define USBx_BASE_ADDRS { USB0_BASE }
/** Array initializer of USB peripheral base pointers */
#define USBx_BASE_PTRS { USB0 }
/** Interrupt vectors for the USB peripheral type */
#define USBx_IRQS { USB_OTG_IRQn }
/*!
* @}
*/ /* end of group USBx_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- USBDCD Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup USBDCD_Peripheral_Access_Layer USBDCD Peripheral Access Layer
* @{
*/
/** USBDCD - Register Layout Typedef */
typedef struct {
__IO uint32_t CONTROL; /**< Control register, offset: 0x0 */
__IO uint32_t CLOCK; /**< Clock register, offset: 0x4 */
__I uint32_t STATUS; /**< Status register, offset: 0x8 */
__IO uint32_t SIGNAL_OVERRIDE; /**< Signal Override Register, offset: 0xC */
__IO uint32_t TIMER0; /**< TIMER0 register, offset: 0x10 */
__IO uint32_t TIMER1; /**< TIMER1 register, offset: 0x14 */
union { /* offset: 0x18 */
__IO uint32_t TIMER2_BC11; /**< TIMER2_BC11 register, offset: 0x18 */
__IO uint32_t TIMER2_BC12; /**< TIMER2_BC12 register, offset: 0x18 */
};
} USBDCD_TypeDef;
/* ----------------------------------------------------------------------------
-- USBDCD Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup USBDCD_Register_Masks USBDCD Register Masks
* @{
*/
/*! @name CONTROL - Control register */
#define USBDCD_CONTROL_IACK_MASK (0x1U)
#define USBDCD_CONTROL_IACK_SHIFT (0U)
#define USBDCD_CONTROL_IACK_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_CONTROL_IACK_SHIFT)) & USBDCD_CONTROL_IACK_MASK)
#define USBDCD_CONTROL_IACK USBDCD_CONTROL_IACK_MASK
#define USBDCD_CONTROL_IF_MASK (0x100U)
#define USBDCD_CONTROL_IF_SHIFT (8U)
#define USBDCD_CONTROL_IF_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_CONTROL_IF_SHIFT)) & USBDCD_CONTROL_IF_MASK)
#define USBDCD_CONTROL_IF USBDCD_CONTROL_IF_MASK
#define USBDCD_CONTROL_IE_MASK (0x10000U)
#define USBDCD_CONTROL_IE_SHIFT (16U)
#define USBDCD_CONTROL_IE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_CONTROL_IE_SHIFT)) & USBDCD_CONTROL_IE_MASK)
#define USBDCD_CONTROL_IE USBDCD_CONTROL_IE_MASK
#define USBDCD_CONTROL_BC12_MASK (0x20000U)
#define USBDCD_CONTROL_BC12_SHIFT (17U)
#define USBDCD_CONTROL_BC12_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_CONTROL_BC12_SHIFT)) & USBDCD_CONTROL_BC12_MASK)
#define USBDCD_CONTROL_BC12 USBDCD_CONTROL_BC12_MASK
#define USBDCD_CONTROL_START_MASK (0x1000000U)
#define USBDCD_CONTROL_START_SHIFT (24U)
#define USBDCD_CONTROL_START_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_CONTROL_START_SHIFT)) & USBDCD_CONTROL_START_MASK)
#define USBDCD_CONTROL_START USBDCD_CONTROL_START_MASK
#define USBDCD_CONTROL_SR_MASK (0x2000000U)
#define USBDCD_CONTROL_SR_SHIFT (25U)
#define USBDCD_CONTROL_SR_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_CONTROL_SR_SHIFT)) & USBDCD_CONTROL_SR_MASK)
#define USBDCD_CONTROL_SR USBDCD_CONTROL_SR_MASK
/*! @name CLOCK - Clock register */
#define USBDCD_CLOCK_CLOCK_UNIT_MASK (0x1U)
#define USBDCD_CLOCK_CLOCK_UNIT_SHIFT (0U)
#define USBDCD_CLOCK_CLOCK_UNIT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_CLOCK_CLOCK_UNIT_SHIFT)) & USBDCD_CLOCK_CLOCK_UNIT_MASK)
#define USBDCD_CLOCK_CLOCK_UNIT USBDCD_CLOCK_CLOCK_UNIT_MASK
#define USBDCD_CLOCK_CLOCK_SPEED_MASK (0xFFCU)
#define USBDCD_CLOCK_CLOCK_SPEED_SHIFT (2U)
#define USBDCD_CLOCK_CLOCK_SPEED_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_CLOCK_CLOCK_SPEED_SHIFT)) & USBDCD_CLOCK_CLOCK_SPEED_MASK)
#define USBDCD_CLOCK_CLOCK_SPEED USBDCD_CLOCK_CLOCK_SPEED_MASK
/*! @name STATUS - Status register */
#define USBDCD_STATUS_SEQ_RES_MASK (0x30000U)
#define USBDCD_STATUS_SEQ_RES_SHIFT (16U)
#define USBDCD_STATUS_SEQ_RES_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_STATUS_SEQ_RES_SHIFT)) & USBDCD_STATUS_SEQ_RES_MASK)
#define USBDCD_STATUS_SEQ_RES USBDCD_STATUS_SEQ_RES_MASK
#define USBDCD_STATUS_SEQ_STAT_MASK (0xC0000U)
#define USBDCD_STATUS_SEQ_STAT_SHIFT (18U)
#define USBDCD_STATUS_SEQ_STAT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_STATUS_SEQ_STAT_SHIFT)) & USBDCD_STATUS_SEQ_STAT_MASK)
#define USBDCD_STATUS_SEQ_STAT USBDCD_STATUS_SEQ_STAT_MASK
#define USBDCD_STATUS_ERR_MASK (0x100000U)
#define USBDCD_STATUS_ERR_SHIFT (20U)
#define USBDCD_STATUS_ERR_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_STATUS_ERR_SHIFT)) & USBDCD_STATUS_ERR_MASK)
#define USBDCD_STATUS_ERR USBDCD_STATUS_ERR_MASK
#define USBDCD_STATUS_TO_MASK (0x200000U)
#define USBDCD_STATUS_TO_SHIFT (21U)
#define USBDCD_STATUS_TO_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_STATUS_TO_SHIFT)) & USBDCD_STATUS_TO_MASK)
#define USBDCD_STATUS_TO USBDCD_STATUS_TO_MASK
#define USBDCD_STATUS_ACTIVE_MASK (0x400000U)
#define USBDCD_STATUS_ACTIVE_SHIFT (22U)
#define USBDCD_STATUS_ACTIVE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_STATUS_ACTIVE_SHIFT)) & USBDCD_STATUS_ACTIVE_MASK)
#define USBDCD_STATUS_ACTIVE USBDCD_STATUS_ACTIVE_MASK
/*! @name SIGNAL_OVERRIDE - Signal Override Register */
#define USBDCD_SIGNAL_OVERRIDE_PS_MASK (0x3U)
#define USBDCD_SIGNAL_OVERRIDE_PS_SHIFT (0U)
#define USBDCD_SIGNAL_OVERRIDE_PS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_SIGNAL_OVERRIDE_PS_SHIFT)) & USBDCD_SIGNAL_OVERRIDE_PS_MASK)
#define USBDCD_SIGNAL_OVERRIDE_PS USBDCD_SIGNAL_OVERRIDE_PS_MASK
/*! @name TIMER0 - TIMER0 register */
#define USBDCD_TIMER0_TUNITCON_MASK (0xFFFU)
#define USBDCD_TIMER0_TUNITCON_SHIFT (0U)
#define USBDCD_TIMER0_TUNITCON_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_TIMER0_TUNITCON_SHIFT)) & USBDCD_TIMER0_TUNITCON_MASK)
#define USBDCD_TIMER0_TUNITCON USBDCD_TIMER0_TUNITCON_MASK
#define USBDCD_TIMER0_TSEQ_INIT_MASK (0x3FF0000U)
#define USBDCD_TIMER0_TSEQ_INIT_SHIFT (16U)
#define USBDCD_TIMER0_TSEQ_INIT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_TIMER0_TSEQ_INIT_SHIFT)) & USBDCD_TIMER0_TSEQ_INIT_MASK)
#define USBDCD_TIMER0_TSEQ_INIT USBDCD_TIMER0_TSEQ_INIT_MASK
/*! @name TIMER1 - TIMER1 register */
#define USBDCD_TIMER1_TVDPSRC_ON_MASK (0x3FFU)
#define USBDCD_TIMER1_TVDPSRC_ON_SHIFT (0U)
#define USBDCD_TIMER1_TVDPSRC_ON_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_TIMER1_TVDPSRC_ON_SHIFT)) & USBDCD_TIMER1_TVDPSRC_ON_MASK)
#define USBDCD_TIMER1_TVDPSRC_ON USBDCD_TIMER1_TVDPSRC_ON_MASK
#define USBDCD_TIMER1_TDCD_DBNC_MASK (0x3FF0000U)
#define USBDCD_TIMER1_TDCD_DBNC_SHIFT (16U)
#define USBDCD_TIMER1_TDCD_DBNC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_TIMER1_TDCD_DBNC_SHIFT)) & USBDCD_TIMER1_TDCD_DBNC_MASK)
#define USBDCD_TIMER1_TDCD_DBNC USBDCD_TIMER1_TDCD_DBNC_MASK
/*! @name TIMER2_BC11 - TIMER2_BC11 register */
#define USBDCD_TIMER2_BC11_CHECK_DM_MASK (0xFU)
#define USBDCD_TIMER2_BC11_CHECK_DM_SHIFT (0U)
#define USBDCD_TIMER2_BC11_CHECK_DM_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_TIMER2_BC11_CHECK_DM_SHIFT)) & USBDCD_TIMER2_BC11_CHECK_DM_MASK)
#define USBDCD_TIMER2_BC11_CHECK_DM USBDCD_TIMER2_BC11_CHECK_DM_MASK
#define USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK (0x3FF0000U)
#define USBDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT (16U)
#define USBDCD_TIMER2_BC11_TVDPSRC_CON_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT)) & USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK)
#define USBDCD_TIMER2_BC11_TVDPSRC_CON USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK
/*! @name TIMER2_BC12 - TIMER2_BC12 register */
#define USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK (0x3FFU)
#define USBDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT (0U)
#define USBDCD_TIMER2_BC12_TVDMSRC_ON_SET(x) (((uint32_t)(((uint32_t)(x)) << USBDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT)) & USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK)
#define USBDCD_TIMER2_BC12_TVDMSRC_ON USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK
#define USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK (0x3FF0000U)
#define USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT (16U)
#define USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SET(x)(((uint32_t)(((uint32_t)(x)) << USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT)) & USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK)
#define USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK
/*!
* @}
*/ /* end of group USBDCD_Register_Masks */
/* USBDCD - Peripheral instance base addresses */
/** Peripheral USBDCD base address */
#define USBDCD_BASE (0x40035000u)
/** Peripheral USBDCD base pointer */
#define USBDCD ((USBDCD_TypeDef *)USBDCD_BASE)
/** Array initializer of USBDCD peripheral base addresses */
#define USBDCD_BASE_ADDRS { USBDCD_BASE }
/** Array initializer of USBDCD peripheral base pointers */
#define USBDCD_BASE_PTRS { USBDCD }
/** Interrupt vectors for the USBDCD peripheral type */
#define USBDCD_IRQS { USBDCD_IRQn }
/*!
* @}
*/ /* end of group USBDCD_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- USBHS Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup USBHS_Peripheral_Access_Layer USBHS Peripheral Access Layer
* @{
*/
/** USBHS - Register Layout Typedef */
typedef struct {
__I uint32_t ID; /**< Identification Register, offset: 0x0 */
__I uint32_t HWGENERAL; /**< General Hardware Parameters Register, offset: 0x4 */
__I uint32_t HWHOST; /**< Host Hardware Parameters Register, offset: 0x8 */
__I uint32_t HWDEVICE; /**< Device Hardware Parameters Register, offset: 0xC */
__I uint32_t HWTXBUF; /**< Transmit Buffer Hardware Parameters Register, offset: 0x10 */
__I uint32_t HWRXBUF; /**< Receive Buffer Hardware Parameters Register, offset: 0x14 */
uint8_t RESERVED_0[104];
__IO uint32_t GPTIMER0LD; /**< General Purpose Timer n Load Register, offset: 0x80 */
__IO uint32_t GPTIMER0CTL; /**< General Purpose Timer n Control Register, offset: 0x84 */
__IO uint32_t GPTIMER1LD; /**< General Purpose Timer n Load Register, offset: 0x88 */
__IO uint32_t GPTIMER1CTL; /**< General Purpose Timer n Control Register, offset: 0x8C */
__IO uint32_t USBx_SBUSCFG; /**< System Bus Interface Configuration Register, offset: 0x90 */
uint8_t RESERVED_1[108];
__I uint32_t HCIVERSION; /**< Host Controller Interface Version and Capability Registers Length Register, offset: 0x100 */
__I uint32_t HCSPARAMS; /**< Host Controller Structural Parameters Register, offset: 0x104 */
__I uint32_t HCCPARAMS; /**< Host Controller Capability Parameters Register, offset: 0x108 */
uint8_t RESERVED_2[22];
__I uint16_t DCIVERSION; /**< Device Controller Interface Version, offset: 0x122 */
__I uint32_t DCCPARAMS; /**< Device Controller Capability Parameters, offset: 0x124 */
uint8_t RESERVED_3[24];
__IO uint32_t USBCMD; /**< USB Command Register, offset: 0x140 */
__IO uint32_t USBSTS; /**< USB Status Register, offset: 0x144 */
__IO uint32_t USBINTR; /**< USB Interrupt Enable Register, offset: 0x148 */
__IO uint32_t FRINDEX; /**< Frame Index Register, offset: 0x14C */
uint8_t RESERVED_4[4];
union { /* offset: 0x154 */
__IO uint32_t DEVICEADDR; /**< Device Address Register, offset: 0x154 */
__IO uint32_t PERIODICLISTBASE; /**< Periodic Frame List Base Address Register, offset: 0x154 */
};
union { /* offset: 0x158 */
__IO uint32_t ASYNCLISTADDR; /**< Current Asynchronous List Address Register, offset: 0x158 */
__IO uint32_t EPLISTADDR; /**< Endpoint List Address Register, offset: 0x158 */
};
__I uint32_t TTCTRL; /**< Host TT Asynchronous Buffer Control, offset: 0x15C */
__IO uint32_t BURSTSIZE; /**< Master Interface Data Burst Size Register, offset: 0x160 */
__IO uint32_t TXFILLTUNING; /**< Transmit FIFO Tuning Control Register, offset: 0x164 */
uint8_t RESERVED_5[16];
__IO uint32_t ENDPTNAK; /**< Endpoint NAK Register, offset: 0x178 */
__IO uint32_t ENDPTNAKEN; /**< Endpoint NAK Enable Register, offset: 0x17C */
uint32_t CONFIGFLAG; /**< Configure Flag Register, offset: 0x180 */
__IO uint32_t PORTSC1; /**< Port Status and Control Registers, offset: 0x184 */
uint8_t RESERVED_6[28];
__IO uint32_t OTGSC; /**< On-the-Go Status and Control Register, offset: 0x1A4 */
__IO uint32_t USBMODE; /**< USB Mode Register, offset: 0x1A8 */
__IO uint32_t EPSETUPSR; /**< Endpoint Setup Status Register, offset: 0x1AC */
__IO uint32_t EPPRIME; /**< Endpoint Initialization Register, offset: 0x1B0 */
__IO uint32_t EPFLUSH; /**< Endpoint Flush Register, offset: 0x1B4 */
__I uint32_t EPSR; /**< Endpoint Status Register, offset: 0x1B8 */
__IO uint32_t EPCOMPLETE; /**< Endpoint Complete Register, offset: 0x1BC */
__IO uint32_t EPCR0; /**< Endpoint Control Register 0, offset: 0x1C0 */
__IO uint32_t EPCR[7]; /**< Endpoint Control Register n, array offset: 0x1C4, array step: 0x4 */
uint8_t RESERVED_7[32];
__IO uint32_t USBGENCTRL; /**< USB General Control Register, offset: 0x200 */
} USBHS_TypeDef;
/* ----------------------------------------------------------------------------
-- USBHS Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup USBHS_Register_Masks USBHS Register Masks
* @{
*/
/*! @name ID - Identification Register */
#define USBHS_ID_ID_MASK (0x3FU)
#define USBHS_ID_ID_SHIFT (0U)
#define USBHS_ID_ID_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_ID_ID_SHIFT)) & USBHS_ID_ID_MASK)
#define USBHS_ID_ID USBHS_ID_ID_MASK
#define USBHS_ID_NID_MASK (0x3F00U)
#define USBHS_ID_NID_SHIFT (8U)
#define USBHS_ID_NID_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_ID_NID_SHIFT)) & USBHS_ID_NID_MASK)
#define USBHS_ID_NID USBHS_ID_NID_MASK
#define USBHS_ID_TAG_MASK (0x1F0000U)
#define USBHS_ID_TAG_SHIFT (16U)
#define USBHS_ID_TAG_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_ID_TAG_SHIFT)) & USBHS_ID_TAG_MASK)
#define USBHS_ID_TAG USBHS_ID_TAG_MASK
#define USBHS_ID_REVISION_MASK (0x1E00000U)
#define USBHS_ID_REVISION_SHIFT (21U)
#define USBHS_ID_REVISION_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_ID_REVISION_SHIFT)) & USBHS_ID_REVISION_MASK)
#define USBHS_ID_REVISION USBHS_ID_REVISION_MASK
#define USBHS_ID_VERSION_MASK (0x1E000000U)
#define USBHS_ID_VERSION_SHIFT (25U)
#define USBHS_ID_VERSION_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_ID_VERSION_SHIFT)) & USBHS_ID_VERSION_MASK)
#define USBHS_ID_VERSION USBHS_ID_VERSION_MASK
#define USBHS_ID_VERSIONID_MASK (0xE0000000U)
#define USBHS_ID_VERSIONID_SHIFT (29U)
#define USBHS_ID_VERSIONID_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_ID_VERSIONID_SHIFT)) & USBHS_ID_VERSIONID_MASK)
#define USBHS_ID_VERSIONID USBHS_ID_VERSIONID_MASK
/*! @name HWGENERAL - General Hardware Parameters Register */
#define USBHS_HWGENERAL_PHYW_MASK (0x30U)
#define USBHS_HWGENERAL_PHYW_SHIFT (4U)
#define USBHS_HWGENERAL_PHYW_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HWGENERAL_PHYW_SHIFT)) & USBHS_HWGENERAL_PHYW_MASK)
#define USBHS_HWGENERAL_PHYW USBHS_HWGENERAL_PHYW_MASK
#define USBHS_HWGENERAL_PHYM_MASK (0x1C0U)
#define USBHS_HWGENERAL_PHYM_SHIFT (6U)
#define USBHS_HWGENERAL_PHYM_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HWGENERAL_PHYM_SHIFT)) & USBHS_HWGENERAL_PHYM_MASK)
#define USBHS_HWGENERAL_PHYM USBHS_HWGENERAL_PHYM_MASK
#define USBHS_HWGENERAL_SM_MASK (0x600U)
#define USBHS_HWGENERAL_SM_SHIFT (9U)
#define USBHS_HWGENERAL_SM_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HWGENERAL_SM_SHIFT)) & USBHS_HWGENERAL_SM_MASK)
#define USBHS_HWGENERAL_SM USBHS_HWGENERAL_SM_MASK
/*! @name HWHOST - Host Hardware Parameters Register */
#define USBHS_HWHOST_HC_MASK (0x1U)
#define USBHS_HWHOST_HC_SHIFT (0U)
#define USBHS_HWHOST_HC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HWHOST_HC_SHIFT)) & USBHS_HWHOST_HC_MASK)
#define USBHS_HWHOST_HC USBHS_HWHOST_HC_MASK
#define USBHS_HWHOST_NPORT_MASK (0xEU)
#define USBHS_HWHOST_NPORT_SHIFT (1U)
#define USBHS_HWHOST_NPORT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HWHOST_NPORT_SHIFT)) & USBHS_HWHOST_NPORT_MASK)
#define USBHS_HWHOST_NPORT USBHS_HWHOST_NPORT_MASK
#define USBHS_HWHOST_TTASY_MASK (0xFF0000U)
#define USBHS_HWHOST_TTASY_SHIFT (16U)
#define USBHS_HWHOST_TTASY_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HWHOST_TTASY_SHIFT)) & USBHS_HWHOST_TTASY_MASK)
#define USBHS_HWHOST_TTASY USBHS_HWHOST_TTASY_MASK
#define USBHS_HWHOST_TTPER_MASK (0xFF000000U)
#define USBHS_HWHOST_TTPER_SHIFT (24U)
#define USBHS_HWHOST_TTPER_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HWHOST_TTPER_SHIFT)) & USBHS_HWHOST_TTPER_MASK)
#define USBHS_HWHOST_TTPER USBHS_HWHOST_TTPER_MASK
/*! @name HWDEVICE - Device Hardware Parameters Register */
#define USBHS_HWDEVICE_DC_MASK (0x1U)
#define USBHS_HWDEVICE_DC_SHIFT (0U)
#define USBHS_HWDEVICE_DC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HWDEVICE_DC_SHIFT)) & USBHS_HWDEVICE_DC_MASK)
#define USBHS_HWDEVICE_DC USBHS_HWDEVICE_DC_MASK
#define USBHS_HWDEVICE_DEVEP_MASK (0x3EU)
#define USBHS_HWDEVICE_DEVEP_SHIFT (1U)
#define USBHS_HWDEVICE_DEVEP_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HWDEVICE_DEVEP_SHIFT)) & USBHS_HWDEVICE_DEVEP_MASK)
#define USBHS_HWDEVICE_DEVEP USBHS_HWDEVICE_DEVEP_MASK
/*! @name HWTXBUF - Transmit Buffer Hardware Parameters Register */
#define USBHS_HWTXBUF_TXBURST_MASK (0xFFU)
#define USBHS_HWTXBUF_TXBURST_SHIFT (0U)
#define USBHS_HWTXBUF_TXBURST_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HWTXBUF_TXBURST_SHIFT)) & USBHS_HWTXBUF_TXBURST_MASK)
#define USBHS_HWTXBUF_TXBURST USBHS_HWTXBUF_TXBURST_MASK
#define USBHS_HWTXBUF_TXADD_MASK (0xFF00U)
#define USBHS_HWTXBUF_TXADD_SHIFT (8U)
#define USBHS_HWTXBUF_TXADD_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HWTXBUF_TXADD_SHIFT)) & USBHS_HWTXBUF_TXADD_MASK)
#define USBHS_HWTXBUF_TXADD USBHS_HWTXBUF_TXADD_MASK
#define USBHS_HWTXBUF_TXCHANADD_MASK (0xFF0000U)
#define USBHS_HWTXBUF_TXCHANADD_SHIFT (16U)
#define USBHS_HWTXBUF_TXCHANADD_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HWTXBUF_TXCHANADD_SHIFT)) & USBHS_HWTXBUF_TXCHANADD_MASK)
#define USBHS_HWTXBUF_TXCHANADD USBHS_HWTXBUF_TXCHANADD_MASK
#define USBHS_HWTXBUF_TXLC_MASK (0x80000000U)
#define USBHS_HWTXBUF_TXLC_SHIFT (31U)
#define USBHS_HWTXBUF_TXLC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HWTXBUF_TXLC_SHIFT)) & USBHS_HWTXBUF_TXLC_MASK)
#define USBHS_HWTXBUF_TXLC USBHS_HWTXBUF_TXLC_MASK
/*! @name HWRXBUF - Receive Buffer Hardware Parameters Register */
#define USBHS_HWRXBUF_RXBURST_MASK (0xFFU)
#define USBHS_HWRXBUF_RXBURST_SHIFT (0U)
#define USBHS_HWRXBUF_RXBURST_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HWRXBUF_RXBURST_SHIFT)) & USBHS_HWRXBUF_RXBURST_MASK)
#define USBHS_HWRXBUF_RXBURST USBHS_HWRXBUF_RXBURST_MASK
#define USBHS_HWRXBUF_RXADD_MASK (0xFF00U)
#define USBHS_HWRXBUF_RXADD_SHIFT (8U)
#define USBHS_HWRXBUF_RXADD_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HWRXBUF_RXADD_SHIFT)) & USBHS_HWRXBUF_RXADD_MASK)
#define USBHS_HWRXBUF_RXADD USBHS_HWRXBUF_RXADD_MASK
/*! @name GPTIMER0LD - General Purpose Timer n Load Register */
#define USBHS_GPTIMER0LD_GPTLD_MASK (0xFFFFFFU)
#define USBHS_GPTIMER0LD_GPTLD_SHIFT (0U)
#define USBHS_GPTIMER0LD_GPTLD_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_GPTIMER0LD_GPTLD_SHIFT)) & USBHS_GPTIMER0LD_GPTLD_MASK)
#define USBHS_GPTIMER0LD_GPTLD USBHS_GPTIMER0LD_GPTLD_MASK
/*! @name GPTIMER0CTL - General Purpose Timer n Control Register */
#define USBHS_GPTIMER0CTL_GPTCNT_MASK (0xFFFFFFU)
#define USBHS_GPTIMER0CTL_GPTCNT_SHIFT (0U)
#define USBHS_GPTIMER0CTL_GPTCNT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_GPTIMER0CTL_GPTCNT_SHIFT)) & USBHS_GPTIMER0CTL_GPTCNT_MASK)
#define USBHS_GPTIMER0CTL_GPTCNT USBHS_GPTIMER0CTL_GPTCNT_MASK
#define USBHS_GPTIMER0CTL_MODE_MASK (0x1000000U)
#define USBHS_GPTIMER0CTL_MODE_SHIFT (24U)
#define USBHS_GPTIMER0CTL_MODE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_GPTIMER0CTL_MODE_SHIFT)) & USBHS_GPTIMER0CTL_MODE_MASK)
#define USBHS_GPTIMER0CTL_MODE USBHS_GPTIMER0CTL_MODE_MASK
#define USBHS_GPTIMER0CTL_RST_MASK (0x40000000U)
#define USBHS_GPTIMER0CTL_RST_SHIFT (30U)
#define USBHS_GPTIMER0CTL_RST_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_GPTIMER0CTL_RST_SHIFT)) & USBHS_GPTIMER0CTL_RST_MASK)
#define USBHS_GPTIMER0CTL_RST USBHS_GPTIMER0CTL_RST_MASK
#define USBHS_GPTIMER0CTL_RUN_MASK (0x80000000U)
#define USBHS_GPTIMER0CTL_RUN_SHIFT (31U)
#define USBHS_GPTIMER0CTL_RUN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_GPTIMER0CTL_RUN_SHIFT)) & USBHS_GPTIMER0CTL_RUN_MASK)
#define USBHS_GPTIMER0CTL_RUN USBHS_GPTIMER0CTL_RUN_MASK
/*! @name GPTIMER1LD - General Purpose Timer n Load Register */
#define USBHS_GPTIMER1LD_GPTLD_MASK (0xFFFFFFU)
#define USBHS_GPTIMER1LD_GPTLD_SHIFT (0U)
#define USBHS_GPTIMER1LD_GPTLD_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_GPTIMER1LD_GPTLD_SHIFT)) & USBHS_GPTIMER1LD_GPTLD_MASK)
#define USBHS_GPTIMER1LD_GPTLD USBHS_GPTIMER1LD_GPTLD_MASK
/*! @name GPTIMER1CTL - General Purpose Timer n Control Register */
#define USBHS_GPTIMER1CTL_GPTCNT_MASK (0xFFFFFFU)
#define USBHS_GPTIMER1CTL_GPTCNT_SHIFT (0U)
#define USBHS_GPTIMER1CTL_GPTCNT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_GPTIMER1CTL_GPTCNT_SHIFT)) & USBHS_GPTIMER1CTL_GPTCNT_MASK)
#define USBHS_GPTIMER1CTL_GPTCNT USBHS_GPTIMER1CTL_GPTCNT_MASK
#define USBHS_GPTIMER1CTL_MODE_MASK (0x1000000U)
#define USBHS_GPTIMER1CTL_MODE_SHIFT (24U)
#define USBHS_GPTIMER1CTL_MODE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_GPTIMER1CTL_MODE_SHIFT)) & USBHS_GPTIMER1CTL_MODE_MASK)
#define USBHS_GPTIMER1CTL_MODE USBHS_GPTIMER1CTL_MODE_MASK
#define USBHS_GPTIMER1CTL_RST_MASK (0x40000000U)
#define USBHS_GPTIMER1CTL_RST_SHIFT (30U)
#define USBHS_GPTIMER1CTL_RST_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_GPTIMER1CTL_RST_SHIFT)) & USBHS_GPTIMER1CTL_RST_MASK)
#define USBHS_GPTIMER1CTL_RST USBHS_GPTIMER1CTL_RST_MASK
#define USBHS_GPTIMER1CTL_RUN_MASK (0x80000000U)
#define USBHS_GPTIMER1CTL_RUN_SHIFT (31U)
#define USBHS_GPTIMER1CTL_RUN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_GPTIMER1CTL_RUN_SHIFT)) & USBHS_GPTIMER1CTL_RUN_MASK)
#define USBHS_GPTIMER1CTL_RUN USBHS_GPTIMER1CTL_RUN_MASK
/*! @name USBx_SBUSCFG - System Bus Interface Configuration Register */
#define USBHS_USBx_SBUSCFG_BURSTMODE_MASK (0x7U)
#define USBHS_USBx_SBUSCFG_BURSTMODE_SHIFT (0U)
#define USBHS_USBx_SBUSCFG_BURSTMODE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBx_SBUSCFG_BURSTMODE_SHIFT)) & USBHS_USBx_SBUSCFG_BURSTMODE_MASK)
#define USBHS_USBx_SBUSCFG_BURSTMODE USBHS_USBx_SBUSCFG_BURSTMODE_MASK
/*! @name HCIVERSION - Host Controller Interface Version and Capability Registers Length Register */
#define USBHS_HCIVERSION_CAPLENGTH_MASK (0xFFU)
#define USBHS_HCIVERSION_CAPLENGTH_SHIFT (0U)
#define USBHS_HCIVERSION_CAPLENGTH_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HCIVERSION_CAPLENGTH_SHIFT)) & USBHS_HCIVERSION_CAPLENGTH_MASK)
#define USBHS_HCIVERSION_CAPLENGTH USBHS_HCIVERSION_CAPLENGTH_MASK
#define USBHS_HCIVERSION_HCIVERSION_MASK (0xFFFF0000U)
#define USBHS_HCIVERSION_HCIVERSION_SHIFT (16U)
#define USBHS_HCIVERSION_HCIVERSION_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HCIVERSION_HCIVERSION_SHIFT)) & USBHS_HCIVERSION_HCIVERSION_MASK)
#define USBHS_HCIVERSION_HCIVERSION USBHS_HCIVERSION_HCIVERSION_MASK
/*! @name HCSPARAMS - Host Controller Structural Parameters Register */
#define USBHS_HCSPARAMS_N_PORTS_MASK (0xFU)
#define USBHS_HCSPARAMS_N_PORTS_SHIFT (0U)
#define USBHS_HCSPARAMS_N_PORTS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HCSPARAMS_N_PORTS_SHIFT)) & USBHS_HCSPARAMS_N_PORTS_MASK)
#define USBHS_HCSPARAMS_N_PORTS USBHS_HCSPARAMS_N_PORTS_MASK
#define USBHS_HCSPARAMS_PPC_MASK (0x10U)
#define USBHS_HCSPARAMS_PPC_SHIFT (4U)
#define USBHS_HCSPARAMS_PPC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HCSPARAMS_PPC_SHIFT)) & USBHS_HCSPARAMS_PPC_MASK)
#define USBHS_HCSPARAMS_PPC USBHS_HCSPARAMS_PPC_MASK
#define USBHS_HCSPARAMS_N_PCC_MASK (0xF00U)
#define USBHS_HCSPARAMS_N_PCC_SHIFT (8U)
#define USBHS_HCSPARAMS_N_PCC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HCSPARAMS_N_PCC_SHIFT)) & USBHS_HCSPARAMS_N_PCC_MASK)
#define USBHS_HCSPARAMS_N_PCC USBHS_HCSPARAMS_N_PCC_MASK
#define USBHS_HCSPARAMS_N_CC_MASK (0xF000U)
#define USBHS_HCSPARAMS_N_CC_SHIFT (12U)
#define USBHS_HCSPARAMS_N_CC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HCSPARAMS_N_CC_SHIFT)) & USBHS_HCSPARAMS_N_CC_MASK)
#define USBHS_HCSPARAMS_N_CC USBHS_HCSPARAMS_N_CC_MASK
#define USBHS_HCSPARAMS_PI_MASK (0x10000U)
#define USBHS_HCSPARAMS_PI_SHIFT (16U)
#define USBHS_HCSPARAMS_PI_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HCSPARAMS_PI_SHIFT)) & USBHS_HCSPARAMS_PI_MASK)
#define USBHS_HCSPARAMS_PI USBHS_HCSPARAMS_PI_MASK
#define USBHS_HCSPARAMS_N_PTT_MASK (0xF00000U)
#define USBHS_HCSPARAMS_N_PTT_SHIFT (20U)
#define USBHS_HCSPARAMS_N_PTT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HCSPARAMS_N_PTT_SHIFT)) & USBHS_HCSPARAMS_N_PTT_MASK)
#define USBHS_HCSPARAMS_N_PTT USBHS_HCSPARAMS_N_PTT_MASK
#define USBHS_HCSPARAMS_N_TT_MASK (0xF000000U)
#define USBHS_HCSPARAMS_N_TT_SHIFT (24U)
#define USBHS_HCSPARAMS_N_TT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HCSPARAMS_N_TT_SHIFT)) & USBHS_HCSPARAMS_N_TT_MASK)
#define USBHS_HCSPARAMS_N_TT USBHS_HCSPARAMS_N_TT_MASK
/*! @name HCCPARAMS - Host Controller Capability Parameters Register */
#define USBHS_HCCPARAMS_ADCx_MASK (0x1U)
#define USBHS_HCCPARAMS_ADCx_SHIFT (0U)
#define USBHS_HCCPARAMS_ADCx_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HCCPARAMS_ADCx_SHIFT)) & USBHS_HCCPARAMS_ADCx_MASK)
#define USBHS_HCCPARAMS_ADC USBHS_HCCPARAMS_ADCx_MASK
#define USBHS_HCCPARAMS_PFL_MASK (0x2U)
#define USBHS_HCCPARAMS_PFL_SHIFT (1U)
#define USBHS_HCCPARAMS_PFL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HCCPARAMS_PFL_SHIFT)) & USBHS_HCCPARAMS_PFL_MASK)
#define USBHS_HCCPARAMS_PFL USBHS_HCCPARAMS_PFL_MASK
#define USBHS_HCCPARAMS_ASP_MASK (0x4U)
#define USBHS_HCCPARAMS_ASP_SHIFT (2U)
#define USBHS_HCCPARAMS_ASP_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HCCPARAMS_ASP_SHIFT)) & USBHS_HCCPARAMS_ASP_MASK)
#define USBHS_HCCPARAMS_ASP USBHS_HCCPARAMS_ASP_MASK
#define USBHS_HCCPARAMS_IST_MASK (0xF0U)
#define USBHS_HCCPARAMS_IST_SHIFT (4U)
#define USBHS_HCCPARAMS_IST_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HCCPARAMS_IST_SHIFT)) & USBHS_HCCPARAMS_IST_MASK)
#define USBHS_HCCPARAMS_IST USBHS_HCCPARAMS_IST_MASK
#define USBHS_HCCPARAMS_EECP_MASK (0xFF00U)
#define USBHS_HCCPARAMS_EECP_SHIFT (8U)
#define USBHS_HCCPARAMS_EECP_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_HCCPARAMS_EECP_SHIFT)) & USBHS_HCCPARAMS_EECP_MASK)
#define USBHS_HCCPARAMS_EECP USBHS_HCCPARAMS_EECP_MASK
/*! @name DCIVERSION - Device Controller Interface Version */
#define USBHS_DCIVERSION_DCIVERSION_MASK (0xFFFFU)
#define USBHS_DCIVERSION_DCIVERSION_SHIFT (0U)
#define USBHS_DCIVERSION_DCIVERSION_SET(x) (((uint16_t)(((uint16_t)(x)) << USBHS_DCIVERSION_DCIVERSION_SHIFT)) & USBHS_DCIVERSION_DCIVERSION_MASK)
#define USBHS_DCIVERSION_DCIVERSION USBHS_DCIVERSION_DCIVERSION_MASK
/*! @name DCCPARAMS - Device Controller Capability Parameters */
#define USBHS_DCCPARAMS_DEN_MASK (0x1FU)
#define USBHS_DCCPARAMS_DEN_SHIFT (0U)
#define USBHS_DCCPARAMS_DEN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_DCCPARAMS_DEN_SHIFT)) & USBHS_DCCPARAMS_DEN_MASK)
#define USBHS_DCCPARAMS_DEN USBHS_DCCPARAMS_DEN_MASK
#define USBHS_DCCPARAMS_DC_MASK (0x80U)
#define USBHS_DCCPARAMS_DC_SHIFT (7U)
#define USBHS_DCCPARAMS_DC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_DCCPARAMS_DC_SHIFT)) & USBHS_DCCPARAMS_DC_MASK)
#define USBHS_DCCPARAMS_DC USBHS_DCCPARAMS_DC_MASK
#define USBHS_DCCPARAMS_HC_MASK (0x100U)
#define USBHS_DCCPARAMS_HC_SHIFT (8U)
#define USBHS_DCCPARAMS_HC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_DCCPARAMS_HC_SHIFT)) & USBHS_DCCPARAMS_HC_MASK)
#define USBHS_DCCPARAMS_HC USBHS_DCCPARAMS_HC_MASK
/*! @name USBCMD - USB Command Register */
#define USBHS_USBCMD_RS_MASK (0x1U)
#define USBHS_USBCMD_RS_SHIFT (0U)
#define USBHS_USBCMD_RS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBCMD_RS_SHIFT)) & USBHS_USBCMD_RS_MASK)
#define USBHS_USBCMD_RS USBHS_USBCMD_RS_MASK
#define USBHS_USBCMD_RST_MASK (0x2U)
#define USBHS_USBCMD_RST_SHIFT (1U)
#define USBHS_USBCMD_RST_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBCMD_RST_SHIFT)) & USBHS_USBCMD_RST_MASK)
#define USBHS_USBCMD_RST USBHS_USBCMD_RST_MASK
#define USBHS_USBCMD_FS_MASK (0xCU)
#define USBHS_USBCMD_FS_SHIFT (2U)
#define USBHS_USBCMD_FS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBCMD_FS_SHIFT)) & USBHS_USBCMD_FS_MASK)
#define USBHS_USBCMD_FS USBHS_USBCMD_FS_MASK
#define USBHS_USBCMD_PSE_MASK (0x10U)
#define USBHS_USBCMD_PSE_SHIFT (4U)
#define USBHS_USBCMD_PSE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBCMD_PSE_SHIFT)) & USBHS_USBCMD_PSE_MASK)
#define USBHS_USBCMD_PSE USBHS_USBCMD_PSE_MASK
#define USBHS_USBCMD_ASE_MASK (0x20U)
#define USBHS_USBCMD_ASE_SHIFT (5U)
#define USBHS_USBCMD_ASE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBCMD_ASE_SHIFT)) & USBHS_USBCMD_ASE_MASK)
#define USBHS_USBCMD_ASE USBHS_USBCMD_ASE_MASK
#define USBHS_USBCMD_IAA_MASK (0x40U)
#define USBHS_USBCMD_IAA_SHIFT (6U)
#define USBHS_USBCMD_IAA_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBCMD_IAA_SHIFT)) & USBHS_USBCMD_IAA_MASK)
#define USBHS_USBCMD_IAA USBHS_USBCMD_IAA_MASK
#define USBHS_USBCMD_ASP_MASK (0x300U)
#define USBHS_USBCMD_ASP_SHIFT (8U)
#define USBHS_USBCMD_ASP_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBCMD_ASP_SHIFT)) & USBHS_USBCMD_ASP_MASK)
#define USBHS_USBCMD_ASP USBHS_USBCMD_ASP_MASK
#define USBHS_USBCMD_ASPE_MASK (0x800U)
#define USBHS_USBCMD_ASPE_SHIFT (11U)
#define USBHS_USBCMD_ASPE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBCMD_ASPE_SHIFT)) & USBHS_USBCMD_ASPE_MASK)
#define USBHS_USBCMD_ASPE USBHS_USBCMD_ASPE_MASK
#define USBHS_USBCMD_SUTW_MASK (0x2000U)
#define USBHS_USBCMD_SUTW_SHIFT (13U)
#define USBHS_USBCMD_SUTW_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBCMD_SUTW_SHIFT)) & USBHS_USBCMD_SUTW_MASK)
#define USBHS_USBCMD_SUTW USBHS_USBCMD_SUTW_MASK
#define USBHS_USBCMD_ATDTW_MASK (0x4000U)
#define USBHS_USBCMD_ATDTW_SHIFT (14U)
#define USBHS_USBCMD_ATDTW_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBCMD_ATDTW_SHIFT)) & USBHS_USBCMD_ATDTW_MASK)
#define USBHS_USBCMD_ATDTW USBHS_USBCMD_ATDTW_MASK
#define USBHS_USBCMD_FS2_MASK (0x8000U)
#define USBHS_USBCMD_FS2_SHIFT (15U)
#define USBHS_USBCMD_FS2_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBCMD_FS2_SHIFT)) & USBHS_USBCMD_FS2_MASK)
#define USBHS_USBCMD_FS2 USBHS_USBCMD_FS2_MASK
#define USBHS_USBCMD_ITC_MASK (0xFF0000U)
#define USBHS_USBCMD_ITC_SHIFT (16U)
#define USBHS_USBCMD_ITC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBCMD_ITC_SHIFT)) & USBHS_USBCMD_ITC_MASK)
#define USBHS_USBCMD_ITC USBHS_USBCMD_ITC_MASK
/*! @name USBSTS - USB Status Register */
#define USBHS_USBSTS_UI_MASK (0x1U)
#define USBHS_USBSTS_UI_SHIFT (0U)
#define USBHS_USBSTS_UI_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBSTS_UI_SHIFT)) & USBHS_USBSTS_UI_MASK)
#define USBHS_USBSTS_UI USBHS_USBSTS_UI_MASK
#define USBHS_USBSTS_UEI_MASK (0x2U)
#define USBHS_USBSTS_UEI_SHIFT (1U)
#define USBHS_USBSTS_UEI_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBSTS_UEI_SHIFT)) & USBHS_USBSTS_UEI_MASK)
#define USBHS_USBSTS_UEI USBHS_USBSTS_UEI_MASK
#define USBHS_USBSTS_PCI_MASK (0x4U)
#define USBHS_USBSTS_PCI_SHIFT (2U)
#define USBHS_USBSTS_PCI_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBSTS_PCI_SHIFT)) & USBHS_USBSTS_PCI_MASK)
#define USBHS_USBSTS_PCI USBHS_USBSTS_PCI_MASK
#define USBHS_USBSTS_FRI_MASK (0x8U)
#define USBHS_USBSTS_FRI_SHIFT (3U)
#define USBHS_USBSTS_FRI_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBSTS_FRI_SHIFT)) & USBHS_USBSTS_FRI_MASK)
#define USBHS_USBSTS_FRI USBHS_USBSTS_FRI_MASK
#define USBHS_USBSTS_SEI_MASK (0x10U)
#define USBHS_USBSTS_SEI_SHIFT (4U)
#define USBHS_USBSTS_SEI_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBSTS_SEI_SHIFT)) & USBHS_USBSTS_SEI_MASK)
#define USBHS_USBSTS_SEI USBHS_USBSTS_SEI_MASK
#define USBHS_USBSTS_AAI_MASK (0x20U)
#define USBHS_USBSTS_AAI_SHIFT (5U)
#define USBHS_USBSTS_AAI_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBSTS_AAI_SHIFT)) & USBHS_USBSTS_AAI_MASK)
#define USBHS_USBSTS_AAI USBHS_USBSTS_AAI_MASK
#define USBHS_USBSTS_URI_MASK (0x40U)
#define USBHS_USBSTS_URI_SHIFT (6U)
#define USBHS_USBSTS_URI_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBSTS_URI_SHIFT)) & USBHS_USBSTS_URI_MASK)
#define USBHS_USBSTS_URI USBHS_USBSTS_URI_MASK
#define USBHS_USBSTS_SRI_MASK (0x80U)
#define USBHS_USBSTS_SRI_SHIFT (7U)
#define USBHS_USBSTS_SRI_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBSTS_SRI_SHIFT)) & USBHS_USBSTS_SRI_MASK)
#define USBHS_USBSTS_SRI USBHS_USBSTS_SRI_MASK
#define USBHS_USBSTS_SLI_MASK (0x100U)
#define USBHS_USBSTS_SLI_SHIFT (8U)
#define USBHS_USBSTS_SLI_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBSTS_SLI_SHIFT)) & USBHS_USBSTS_SLI_MASK)
#define USBHS_USBSTS_SLI USBHS_USBSTS_SLI_MASK
#define USBHS_USBSTS_HCH_MASK (0x1000U)
#define USBHS_USBSTS_HCH_SHIFT (12U)
#define USBHS_USBSTS_HCH_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBSTS_HCH_SHIFT)) & USBHS_USBSTS_HCH_MASK)
#define USBHS_USBSTS_HCH USBHS_USBSTS_HCH_MASK
#define USBHS_USBSTS_RCL_MASK (0x2000U)
#define USBHS_USBSTS_RCL_SHIFT (13U)
#define USBHS_USBSTS_RCL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBSTS_RCL_SHIFT)) & USBHS_USBSTS_RCL_MASK)
#define USBHS_USBSTS_RCL USBHS_USBSTS_RCL_MASK
#define USBHS_USBSTS_PS_MASK (0x4000U)
#define USBHS_USBSTS_PS_SHIFT (14U)
#define USBHS_USBSTS_PS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBSTS_PS_SHIFT)) & USBHS_USBSTS_PS_MASK)
#define USBHS_USBSTS_PS USBHS_USBSTS_PS_MASK
#define USBHS_USBSTS_AS_MASK (0x8000U)
#define USBHS_USBSTS_AS_SHIFT (15U)
#define USBHS_USBSTS_AS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBSTS_AS_SHIFT)) & USBHS_USBSTS_AS_MASK)
#define USBHS_USBSTS_AS USBHS_USBSTS_AS_MASK
#define USBHS_USBSTS_NAKI_MASK (0x10000U)
#define USBHS_USBSTS_NAKI_SHIFT (16U)
#define USBHS_USBSTS_NAKI_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBSTS_NAKI_SHIFT)) & USBHS_USBSTS_NAKI_MASK)
#define USBHS_USBSTS_NAKI USBHS_USBSTS_NAKI_MASK
#define USBHS_USBSTS_UAI_MASK (0x40000U)
#define USBHS_USBSTS_UAI_SHIFT (18U)
#define USBHS_USBSTS_UAI_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBSTS_UAI_SHIFT)) & USBHS_USBSTS_UAI_MASK)
#define USBHS_USBSTS_UAI USBHS_USBSTS_UAI_MASK
#define USBHS_USBSTS_UPI_MASK (0x80000U)
#define USBHS_USBSTS_UPI_SHIFT (19U)
#define USBHS_USBSTS_UPI_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBSTS_UPI_SHIFT)) & USBHS_USBSTS_UPI_MASK)
#define USBHS_USBSTS_UPI USBHS_USBSTS_UPI_MASK
#define USBHS_USBSTS_TI0_MASK (0x1000000U)
#define USBHS_USBSTS_TI0_SHIFT (24U)
#define USBHS_USBSTS_TI0_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBSTS_TI0_SHIFT)) & USBHS_USBSTS_TI0_MASK)
#define USBHS_USBSTS_TI0 USBHS_USBSTS_TI0_MASK
#define USBHS_USBSTS_TI1_MASK (0x2000000U)
#define USBHS_USBSTS_TI1_SHIFT (25U)
#define USBHS_USBSTS_TI1_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBSTS_TI1_SHIFT)) & USBHS_USBSTS_TI1_MASK)
#define USBHS_USBSTS_TI1 USBHS_USBSTS_TI1_MASK
/*! @name USBINTR - USB Interrupt Enable Register */
#define USBHS_USBINTR_UE_MASK (0x1U)
#define USBHS_USBINTR_UE_SHIFT (0U)
#define USBHS_USBINTR_UE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBINTR_UE_SHIFT)) & USBHS_USBINTR_UE_MASK)
#define USBHS_USBINTR_UE USBHS_USBINTR_UE_MASK
#define USBHS_USBINTR_UEE_MASK (0x2U)
#define USBHS_USBINTR_UEE_SHIFT (1U)
#define USBHS_USBINTR_UEE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBINTR_UEE_SHIFT)) & USBHS_USBINTR_UEE_MASK)
#define USBHS_USBINTR_UEE USBHS_USBINTR_UEE_MASK
#define USBHS_USBINTR_PCE_MASK (0x4U)
#define USBHS_USBINTR_PCE_SHIFT (2U)
#define USBHS_USBINTR_PCE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBINTR_PCE_SHIFT)) & USBHS_USBINTR_PCE_MASK)
#define USBHS_USBINTR_PCE USBHS_USBINTR_PCE_MASK
#define USBHS_USBINTR_FRE_MASK (0x8U)
#define USBHS_USBINTR_FRE_SHIFT (3U)
#define USBHS_USBINTR_FRE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBINTR_FRE_SHIFT)) & USBHS_USBINTR_FRE_MASK)
#define USBHS_USBINTR_FRE USBHS_USBINTR_FRE_MASK
#define USBHS_USBINTR_SEE_MASK (0x10U)
#define USBHS_USBINTR_SEE_SHIFT (4U)
#define USBHS_USBINTR_SEE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBINTR_SEE_SHIFT)) & USBHS_USBINTR_SEE_MASK)
#define USBHS_USBINTR_SEE USBHS_USBINTR_SEE_MASK
#define USBHS_USBINTR_AAE_MASK (0x20U)
#define USBHS_USBINTR_AAE_SHIFT (5U)
#define USBHS_USBINTR_AAE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBINTR_AAE_SHIFT)) & USBHS_USBINTR_AAE_MASK)
#define USBHS_USBINTR_AAE USBHS_USBINTR_AAE_MASK
#define USBHS_USBINTR_URE_MASK (0x40U)
#define USBHS_USBINTR_URE_SHIFT (6U)
#define USBHS_USBINTR_URE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBINTR_URE_SHIFT)) & USBHS_USBINTR_URE_MASK)
#define USBHS_USBINTR_URE USBHS_USBINTR_URE_MASK
#define USBHS_USBINTR_SRE_MASK (0x80U)
#define USBHS_USBINTR_SRE_SHIFT (7U)
#define USBHS_USBINTR_SRE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBINTR_SRE_SHIFT)) & USBHS_USBINTR_SRE_MASK)
#define USBHS_USBINTR_SRE USBHS_USBINTR_SRE_MASK
#define USBHS_USBINTR_SLE_MASK (0x100U)
#define USBHS_USBINTR_SLE_SHIFT (8U)
#define USBHS_USBINTR_SLE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBINTR_SLE_SHIFT)) & USBHS_USBINTR_SLE_MASK)
#define USBHS_USBINTR_SLE USBHS_USBINTR_SLE_MASK
#define USBHS_USBINTR_NAKE_MASK (0x10000U)
#define USBHS_USBINTR_NAKE_SHIFT (16U)
#define USBHS_USBINTR_NAKE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBINTR_NAKE_SHIFT)) & USBHS_USBINTR_NAKE_MASK)
#define USBHS_USBINTR_NAKE USBHS_USBINTR_NAKE_MASK
#define USBHS_USBINTR_UAIE_MASK (0x40000U)
#define USBHS_USBINTR_UAIE_SHIFT (18U)
#define USBHS_USBINTR_UAIE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBINTR_UAIE_SHIFT)) & USBHS_USBINTR_UAIE_MASK)
#define USBHS_USBINTR_UAIE USBHS_USBINTR_UAIE_MASK
#define USBHS_USBINTR_UPIE_MASK (0x80000U)
#define USBHS_USBINTR_UPIE_SHIFT (19U)
#define USBHS_USBINTR_UPIE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBINTR_UPIE_SHIFT)) & USBHS_USBINTR_UPIE_MASK)
#define USBHS_USBINTR_UPIE USBHS_USBINTR_UPIE_MASK
#define USBHS_USBINTR_TIE0_MASK (0x1000000U)
#define USBHS_USBINTR_TIE0_SHIFT (24U)
#define USBHS_USBINTR_TIE0_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBINTR_TIE0_SHIFT)) & USBHS_USBINTR_TIE0_MASK)
#define USBHS_USBINTR_TIE0 USBHS_USBINTR_TIE0_MASK
#define USBHS_USBINTR_TIE1_MASK (0x2000000U)
#define USBHS_USBINTR_TIE1_SHIFT (25U)
#define USBHS_USBINTR_TIE1_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBINTR_TIE1_SHIFT)) & USBHS_USBINTR_TIE1_MASK)
#define USBHS_USBINTR_TIE1 USBHS_USBINTR_TIE1_MASK
/*! @name FRINDEX - Frame Index Register */
#define USBHS_FRINDEX_FRINDEX_MASK (0x3FFFU)
#define USBHS_FRINDEX_FRINDEX_SHIFT (0U)
#define USBHS_FRINDEX_FRINDEX_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_FRINDEX_FRINDEX_SHIFT)) & USBHS_FRINDEX_FRINDEX_MASK)
#define USBHS_FRINDEX_FRINDEX USBHS_FRINDEX_FRINDEX_MASK
#define USBHS_FRINDEX_Reerved_MASK (0xFFFFC000U)
#define USBHS_FRINDEX_Reerved_SHIFT (14U)
#define USBHS_FRINDEX_Reerved_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_FRINDEX_Reerved_SHIFT)) & USBHS_FRINDEX_Reerved_MASK)
#define USBHS_FRINDEX_Reerved USBHS_FRINDEX_Reerved_MASK
/*! @name DEVICEADDR - Device Address Register */
#define USBHS_DEVICEADDR_USBADRA_MASK (0x1000000U)
#define USBHS_DEVICEADDR_USBADRA_SHIFT (24U)
#define USBHS_DEVICEADDR_USBADRA_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_DEVICEADDR_USBADRA_SHIFT)) & USBHS_DEVICEADDR_USBADRA_MASK)
#define USBHS_DEVICEADDR_USBADRA USBHS_DEVICEADDR_USBADRA_MASK
#define USBHS_DEVICEADDR_USBADR_MASK (0xFE000000U)
#define USBHS_DEVICEADDR_USBADR_SHIFT (25U)
#define USBHS_DEVICEADDR_USBADR_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_DEVICEADDR_USBADR_SHIFT)) & USBHS_DEVICEADDR_USBADR_MASK)
#define USBHS_DEVICEADDR_USBADR USBHS_DEVICEADDR_USBADR_MASK
/*! @name PERIODICLISTBASE - Periodic Frame List Base Address Register */
#define USBHS_PERIODICLISTBASE_PERBASE_MASK (0xFFFFF000U)
#define USBHS_PERIODICLISTBASE_PERBASE_SHIFT (12U)
#define USBHS_PERIODICLISTBASE_PERBASE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PERIODICLISTBASE_PERBASE_SHIFT)) & USBHS_PERIODICLISTBASE_PERBASE_MASK)
#define USBHS_PERIODICLISTBASE_PERBASE USBHS_PERIODICLISTBASE_PERBASE_MASK
/*! @name ASYNCLISTADDR - Current Asynchronous List Address Register */
#define USBHS_ASYNCLISTADDR_ASYBASE_MASK (0xFFFFFFE0U)
#define USBHS_ASYNCLISTADDR_ASYBASE_SHIFT (5U)
#define USBHS_ASYNCLISTADDR_ASYBASE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_ASYNCLISTADDR_ASYBASE_SHIFT)) & USBHS_ASYNCLISTADDR_ASYBASE_MASK)
#define USBHS_ASYNCLISTADDR_ASYBASE USBHS_ASYNCLISTADDR_ASYBASE_MASK
/*! @name EPLISTADDR - Endpoint List Address Register */
#define USBHS_EPLISTADDR_EPBASE_MASK (0xFFFFF800U)
#define USBHS_EPLISTADDR_EPBASE_SHIFT (11U)
#define USBHS_EPLISTADDR_EPBASE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPLISTADDR_EPBASE_SHIFT)) & USBHS_EPLISTADDR_EPBASE_MASK)
#define USBHS_EPLISTADDR_EPBASE USBHS_EPLISTADDR_EPBASE_MASK
/*! @name TTCTRL - Host TT Asynchronous Buffer Control */
#define USBHS_TTCTRL_TTHA_MASK (0x7F000000U)
#define USBHS_TTCTRL_TTHA_SHIFT (24U)
#define USBHS_TTCTRL_TTHA_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_TTCTRL_TTHA_SHIFT)) & USBHS_TTCTRL_TTHA_MASK)
#define USBHS_TTCTRL_TTHA USBHS_TTCTRL_TTHA_MASK
#define USBHS_TTCTRL_Reerved_MASK (0x80000000U)
#define USBHS_TTCTRL_Reerved_SHIFT (31U)
#define USBHS_TTCTRL_Reerved_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_TTCTRL_Reerved_SHIFT)) & USBHS_TTCTRL_Reerved_MASK)
#define USBHS_TTCTRL_Reerved USBHS_TTCTRL_Reerved_MASK
/*! @name BURSTSIZE - Master Interface Data Burst Size Register */
#define USBHS_BURSTSIZE_RXPBURST_MASK (0xFFU)
#define USBHS_BURSTSIZE_RXPBURST_SHIFT (0U)
#define USBHS_BURSTSIZE_RXPBURST_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_BURSTSIZE_RXPBURST_SHIFT)) & USBHS_BURSTSIZE_RXPBURST_MASK)
#define USBHS_BURSTSIZE_RXPBURST USBHS_BURSTSIZE_RXPBURST_MASK
#define USBHS_BURSTSIZE_TXPBURST_MASK (0xFF00U)
#define USBHS_BURSTSIZE_TXPBURST_SHIFT (8U)
#define USBHS_BURSTSIZE_TXPBURST_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_BURSTSIZE_TXPBURST_SHIFT)) & USBHS_BURSTSIZE_TXPBURST_MASK)
#define USBHS_BURSTSIZE_TXPBURST USBHS_BURSTSIZE_TXPBURST_MASK
/*! @name TXFILLTUNING - Transmit FIFO Tuning Control Register */
#define USBHS_TXFILLTUNING_TXSCHOH_MASK (0x7FU)
#define USBHS_TXFILLTUNING_TXSCHOH_SHIFT (0U)
#define USBHS_TXFILLTUNING_TXSCHOH_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_TXFILLTUNING_TXSCHOH_SHIFT)) & USBHS_TXFILLTUNING_TXSCHOH_MASK)
#define USBHS_TXFILLTUNING_TXSCHOH USBHS_TXFILLTUNING_TXSCHOH_MASK
#define USBHS_TXFILLTUNING_TXSCHHEALTH_MASK (0x1F00U)
#define USBHS_TXFILLTUNING_TXSCHHEALTH_SHIFT (8U)
#define USBHS_TXFILLTUNING_TXSCHHEALTH_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_TXFILLTUNING_TXSCHHEALTH_SHIFT)) & USBHS_TXFILLTUNING_TXSCHHEALTH_MASK)
#define USBHS_TXFILLTUNING_TXSCHHEALTH USBHS_TXFILLTUNING_TXSCHHEALTH_MASK
#define USBHS_TXFILLTUNING_TXFIFOTHRES_MASK (0x3F0000U)
#define USBHS_TXFILLTUNING_TXFIFOTHRES_SHIFT (16U)
#define USBHS_TXFILLTUNING_TXFIFOTHRES_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_TXFILLTUNING_TXFIFOTHRES_SHIFT)) & USBHS_TXFILLTUNING_TXFIFOTHRES_MASK)
#define USBHS_TXFILLTUNING_TXFIFOTHRES USBHS_TXFILLTUNING_TXFIFOTHRES_MASK
/*! @name ENDPTNAK - Endpoint NAK Register */
#define USBHS_ENDPTNAK_EPRN_MASK (0xFU)
#define USBHS_ENDPTNAK_EPRN_SHIFT (0U)
#define USBHS_ENDPTNAK_EPRN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_ENDPTNAK_EPRN_SHIFT)) & USBHS_ENDPTNAK_EPRN_MASK)
#define USBHS_ENDPTNAK_EPRN USBHS_ENDPTNAK_EPRN_MASK
#define USBHS_ENDPTNAK_EPTN_MASK (0xF0000U)
#define USBHS_ENDPTNAK_EPTN_SHIFT (16U)
#define USBHS_ENDPTNAK_EPTN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_ENDPTNAK_EPTN_SHIFT)) & USBHS_ENDPTNAK_EPTN_MASK)
#define USBHS_ENDPTNAK_EPTN USBHS_ENDPTNAK_EPTN_MASK
/*! @name ENDPTNAKEN - Endpoint NAK Enable Register */
#define USBHS_ENDPTNAKEN_EPRNE_MASK (0xFU)
#define USBHS_ENDPTNAKEN_EPRNE_SHIFT (0U)
#define USBHS_ENDPTNAKEN_EPRNE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_ENDPTNAKEN_EPRNE_SHIFT)) & USBHS_ENDPTNAKEN_EPRNE_MASK)
#define USBHS_ENDPTNAKEN_EPRNE USBHS_ENDPTNAKEN_EPRNE_MASK
#define USBHS_ENDPTNAKEN_EPTNE_MASK (0xF0000U)
#define USBHS_ENDPTNAKEN_EPTNE_SHIFT (16U)
#define USBHS_ENDPTNAKEN_EPTNE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_ENDPTNAKEN_EPTNE_SHIFT)) & USBHS_ENDPTNAKEN_EPTNE_MASK)
#define USBHS_ENDPTNAKEN_EPTNE USBHS_ENDPTNAKEN_EPTNE_MASK
/*! @name PORTSC1 - Port Status and Control Registers */
#define USBHS_PORTSC1_CCS_MASK (0x1U)
#define USBHS_PORTSC1_CCS_SHIFT (0U)
#define USBHS_PORTSC1_CCS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_CCS_SHIFT)) & USBHS_PORTSC1_CCS_MASK)
#define USBHS_PORTSC1_CCS USBHS_PORTSC1_CCS_MASK
#define USBHS_PORTSC1_CSC_MASK (0x2U)
#define USBHS_PORTSC1_CSC_SHIFT (1U)
#define USBHS_PORTSC1_CSC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_CSC_SHIFT)) & USBHS_PORTSC1_CSC_MASK)
#define USBHS_PORTSC1_CSC USBHS_PORTSC1_CSC_MASK
#define USBHS_PORTSC1_PE_MASK (0x4U)
#define USBHS_PORTSC1_PE_SHIFT (2U)
#define USBHS_PORTSC1_PE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_PE_SHIFT)) & USBHS_PORTSC1_PE_MASK)
#define USBHS_PORTSC1_PE USBHS_PORTSC1_PE_MASK
#define USBHS_PORTSC1_PEC_MASK (0x8U)
#define USBHS_PORTSC1_PEC_SHIFT (3U)
#define USBHS_PORTSC1_PEC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_PEC_SHIFT)) & USBHS_PORTSC1_PEC_MASK)
#define USBHS_PORTSC1_PEC USBHS_PORTSC1_PEC_MASK
#define USBHS_PORTSC1_OCA_MASK (0x10U)
#define USBHS_PORTSC1_OCA_SHIFT (4U)
#define USBHS_PORTSC1_OCA_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_OCA_SHIFT)) & USBHS_PORTSC1_OCA_MASK)
#define USBHS_PORTSC1_OCA USBHS_PORTSC1_OCA_MASK
#define USBHS_PORTSC1_OCC_MASK (0x20U)
#define USBHS_PORTSC1_OCC_SHIFT (5U)
#define USBHS_PORTSC1_OCC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_OCC_SHIFT)) & USBHS_PORTSC1_OCC_MASK)
#define USBHS_PORTSC1_OCC USBHS_PORTSC1_OCC_MASK
#define USBHS_PORTSC1_FPR_MASK (0x40U)
#define USBHS_PORTSC1_FPR_SHIFT (6U)
#define USBHS_PORTSC1_FPR_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_FPR_SHIFT)) & USBHS_PORTSC1_FPR_MASK)
#define USBHS_PORTSC1_FPR USBHS_PORTSC1_FPR_MASK
#define USBHS_PORTSC1_SUSP_MASK (0x80U)
#define USBHS_PORTSC1_SUSP_SHIFT (7U)
#define USBHS_PORTSC1_SUSP_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_SUSP_SHIFT)) & USBHS_PORTSC1_SUSP_MASK)
#define USBHS_PORTSC1_SUSP USBHS_PORTSC1_SUSP_MASK
#define USBHS_PORTSC1_PR_MASK (0x100U)
#define USBHS_PORTSC1_PR_SHIFT (8U)
#define USBHS_PORTSC1_PR_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_PR_SHIFT)) & USBHS_PORTSC1_PR_MASK)
#define USBHS_PORTSC1_PR USBHS_PORTSC1_PR_MASK
#define USBHS_PORTSC1_HSP_MASK (0x200U)
#define USBHS_PORTSC1_HSP_SHIFT (9U)
#define USBHS_PORTSC1_HSP_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_HSP_SHIFT)) & USBHS_PORTSC1_HSP_MASK)
#define USBHS_PORTSC1_HSP USBHS_PORTSC1_HSP_MASK
#define USBHS_PORTSC1_LS_MASK (0xC00U)
#define USBHS_PORTSC1_LS_SHIFT (10U)
#define USBHS_PORTSC1_LS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_LS_SHIFT)) & USBHS_PORTSC1_LS_MASK)
#define USBHS_PORTSC1_LS USBHS_PORTSC1_LS_MASK
#define USBHS_PORTSC1_PP_MASK (0x1000U)
#define USBHS_PORTSC1_PP_SHIFT (12U)
#define USBHS_PORTSC1_PP_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_PP_SHIFT)) & USBHS_PORTSC1_PP_MASK)
#define USBHS_PORTSC1_PP USBHS_PORTSC1_PP_MASK
#define USBHS_PORTSC1_PO_MASK (0x2000U)
#define USBHS_PORTSC1_PO_SHIFT (13U)
#define USBHS_PORTSC1_PO_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_PO_SHIFT)) & USBHS_PORTSC1_PO_MASK)
#define USBHS_PORTSC1_PO USBHS_PORTSC1_PO_MASK
#define USBHS_PORTSC1_PIC_MASK (0xC000U)
#define USBHS_PORTSC1_PIC_SHIFT (14U)
#define USBHS_PORTSC1_PIC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_PIC_SHIFT)) & USBHS_PORTSC1_PIC_MASK)
#define USBHS_PORTSC1_PIC USBHS_PORTSC1_PIC_MASK
#define USBHS_PORTSC1_PTC_MASK (0xF0000U)
#define USBHS_PORTSC1_PTC_SHIFT (16U)
#define USBHS_PORTSC1_PTC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_PTC_SHIFT)) & USBHS_PORTSC1_PTC_MASK)
#define USBHS_PORTSC1_PTC USBHS_PORTSC1_PTC_MASK
#define USBHS_PORTSC1_WKCN_MASK (0x100000U)
#define USBHS_PORTSC1_WKCN_SHIFT (20U)
#define USBHS_PORTSC1_WKCN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_WKCN_SHIFT)) & USBHS_PORTSC1_WKCN_MASK)
#define USBHS_PORTSC1_WKCN USBHS_PORTSC1_WKCN_MASK
#define USBHS_PORTSC1_WKDS_MASK (0x200000U)
#define USBHS_PORTSC1_WKDS_SHIFT (21U)
#define USBHS_PORTSC1_WKDS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_WKDS_SHIFT)) & USBHS_PORTSC1_WKDS_MASK)
#define USBHS_PORTSC1_WKDS USBHS_PORTSC1_WKDS_MASK
#define USBHS_PORTSC1_WKOC_MASK (0x400000U)
#define USBHS_PORTSC1_WKOC_SHIFT (22U)
#define USBHS_PORTSC1_WKOC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_WKOC_SHIFT)) & USBHS_PORTSC1_WKOC_MASK)
#define USBHS_PORTSC1_WKOC USBHS_PORTSC1_WKOC_MASK
#define USBHS_PORTSC1_PHCD_MASK (0x800000U)
#define USBHS_PORTSC1_PHCD_SHIFT (23U)
#define USBHS_PORTSC1_PHCD_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_PHCD_SHIFT)) & USBHS_PORTSC1_PHCD_MASK)
#define USBHS_PORTSC1_PHCD USBHS_PORTSC1_PHCD_MASK
#define USBHS_PORTSC1_PFSC_MASK (0x1000000U)
#define USBHS_PORTSC1_PFSC_SHIFT (24U)
#define USBHS_PORTSC1_PFSC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_PFSC_SHIFT)) & USBHS_PORTSC1_PFSC_MASK)
#define USBHS_PORTSC1_PFSC USBHS_PORTSC1_PFSC_MASK
#define USBHS_PORTSC1_PTS2_MASK (0x2000000U)
#define USBHS_PORTSC1_PTS2_SHIFT (25U)
#define USBHS_PORTSC1_PTS2_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_PTS2_SHIFT)) & USBHS_PORTSC1_PTS2_MASK)
#define USBHS_PORTSC1_PTS2 USBHS_PORTSC1_PTS2_MASK
#define USBHS_PORTSC1_PSPD_MASK (0xC000000U)
#define USBHS_PORTSC1_PSPD_SHIFT (26U)
#define USBHS_PORTSC1_PSPD_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_PSPD_SHIFT)) & USBHS_PORTSC1_PSPD_MASK)
#define USBHS_PORTSC1_PSPD USBHS_PORTSC1_PSPD_MASK
#define USBHS_PORTSC1_PTS_MASK (0xC0000000U)
#define USBHS_PORTSC1_PTS_SHIFT (30U)
#define USBHS_PORTSC1_PTS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_PORTSC1_PTS_SHIFT)) & USBHS_PORTSC1_PTS_MASK)
#define USBHS_PORTSC1_PTS USBHS_PORTSC1_PTS_MASK
/*! @name OTGSC - On-the-Go Status and Control Register */
#define USBHS_OTGSC_VD_MASK (0x1U)
#define USBHS_OTGSC_VD_SHIFT (0U)
#define USBHS_OTGSC_VD_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_VD_SHIFT)) & USBHS_OTGSC_VD_MASK)
#define USBHS_OTGSC_VD USBHS_OTGSC_VD_MASK
#define USBHS_OTGSC_VC_MASK (0x2U)
#define USBHS_OTGSC_VC_SHIFT (1U)
#define USBHS_OTGSC_VC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_VC_SHIFT)) & USBHS_OTGSC_VC_MASK)
#define USBHS_OTGSC_VC USBHS_OTGSC_VC_MASK
#define USBHS_OTGSC_HAAR_MASK (0x4U)
#define USBHS_OTGSC_HAAR_SHIFT (2U)
#define USBHS_OTGSC_HAAR_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_HAAR_SHIFT)) & USBHS_OTGSC_HAAR_MASK)
#define USBHS_OTGSC_HAAR USBHS_OTGSC_HAAR_MASK
#define USBHS_OTGSC_OT_MASK (0x8U)
#define USBHS_OTGSC_OT_SHIFT (3U)
#define USBHS_OTGSC_OT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_OT_SHIFT)) & USBHS_OTGSC_OT_MASK)
#define USBHS_OTGSC_OT USBHS_OTGSC_OT_MASK
#define USBHS_OTGSC_DP_MASK (0x10U)
#define USBHS_OTGSC_DP_SHIFT (4U)
#define USBHS_OTGSC_DP_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_DP_SHIFT)) & USBHS_OTGSC_DP_MASK)
#define USBHS_OTGSC_DP USBHS_OTGSC_DP_MASK
#define USBHS_OTGSC_IDPU_MASK (0x20U)
#define USBHS_OTGSC_IDPU_SHIFT (5U)
#define USBHS_OTGSC_IDPU_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_IDPU_SHIFT)) & USBHS_OTGSC_IDPU_MASK)
#define USBHS_OTGSC_IDPU USBHS_OTGSC_IDPU_MASK
#define USBHS_OTGSC_HABA_MASK (0x80U)
#define USBHS_OTGSC_HABA_SHIFT (7U)
#define USBHS_OTGSC_HABA_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_HABA_SHIFT)) & USBHS_OTGSC_HABA_MASK)
#define USBHS_OTGSC_HABA USBHS_OTGSC_HABA_MASK
#define USBHS_OTGSC_ID_MASK (0x100U)
#define USBHS_OTGSC_ID_SHIFT (8U)
#define USBHS_OTGSC_ID_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_ID_SHIFT)) & USBHS_OTGSC_ID_MASK)
#define USBHS_OTGSC_ID USBHS_OTGSC_ID_MASK
#define USBHS_OTGSC_AVV_MASK (0x200U)
#define USBHS_OTGSC_AVV_SHIFT (9U)
#define USBHS_OTGSC_AVV_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_AVV_SHIFT)) & USBHS_OTGSC_AVV_MASK)
#define USBHS_OTGSC_AVV USBHS_OTGSC_AVV_MASK
#define USBHS_OTGSC_ASV_MASK (0x400U)
#define USBHS_OTGSC_ASV_SHIFT (10U)
#define USBHS_OTGSC_ASV_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_ASV_SHIFT)) & USBHS_OTGSC_ASV_MASK)
#define USBHS_OTGSC_ASV USBHS_OTGSC_ASV_MASK
#define USBHS_OTGSC_BSV_MASK (0x800U)
#define USBHS_OTGSC_BSV_SHIFT (11U)
#define USBHS_OTGSC_BSV_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_BSV_SHIFT)) & USBHS_OTGSC_BSV_MASK)
#define USBHS_OTGSC_BSV USBHS_OTGSC_BSV_MASK
#define USBHS_OTGSC_BSE_MASK (0x1000U)
#define USBHS_OTGSC_BSE_SHIFT (12U)
#define USBHS_OTGSC_BSE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_BSE_SHIFT)) & USBHS_OTGSC_BSE_MASK)
#define USBHS_OTGSC_BSE USBHS_OTGSC_BSE_MASK
#define USBHS_OTGSC_MST_MASK (0x2000U)
#define USBHS_OTGSC_MST_SHIFT (13U)
#define USBHS_OTGSC_MST_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_MST_SHIFT)) & USBHS_OTGSC_MST_MASK)
#define USBHS_OTGSC_MST USBHS_OTGSC_MST_MASK
#define USBHS_OTGSC_DPS_MASK (0x4000U)
#define USBHS_OTGSC_DPS_SHIFT (14U)
#define USBHS_OTGSC_DPS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_DPS_SHIFT)) & USBHS_OTGSC_DPS_MASK)
#define USBHS_OTGSC_DPS USBHS_OTGSC_DPS_MASK
#define USBHS_OTGSC_IDIS_MASK (0x10000U)
#define USBHS_OTGSC_IDIS_SHIFT (16U)
#define USBHS_OTGSC_IDIS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_IDIS_SHIFT)) & USBHS_OTGSC_IDIS_MASK)
#define USBHS_OTGSC_IDIS USBHS_OTGSC_IDIS_MASK
#define USBHS_OTGSC_AVVIS_MASK (0x20000U)
#define USBHS_OTGSC_AVVIS_SHIFT (17U)
#define USBHS_OTGSC_AVVIS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_AVVIS_SHIFT)) & USBHS_OTGSC_AVVIS_MASK)
#define USBHS_OTGSC_AVVIS USBHS_OTGSC_AVVIS_MASK
#define USBHS_OTGSC_ASVIS_MASK (0x40000U)
#define USBHS_OTGSC_ASVIS_SHIFT (18U)
#define USBHS_OTGSC_ASVIS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_ASVIS_SHIFT)) & USBHS_OTGSC_ASVIS_MASK)
#define USBHS_OTGSC_ASVIS USBHS_OTGSC_ASVIS_MASK
#define USBHS_OTGSC_BSVIS_MASK (0x80000U)
#define USBHS_OTGSC_BSVIS_SHIFT (19U)
#define USBHS_OTGSC_BSVIS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_BSVIS_SHIFT)) & USBHS_OTGSC_BSVIS_MASK)
#define USBHS_OTGSC_BSVIS USBHS_OTGSC_BSVIS_MASK
#define USBHS_OTGSC_BSEIS_MASK (0x100000U)
#define USBHS_OTGSC_BSEIS_SHIFT (20U)
#define USBHS_OTGSC_BSEIS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_BSEIS_SHIFT)) & USBHS_OTGSC_BSEIS_MASK)
#define USBHS_OTGSC_BSEIS USBHS_OTGSC_BSEIS_MASK
#define USBHS_OTGSC_MSS_MASK (0x200000U)
#define USBHS_OTGSC_MSS_SHIFT (21U)
#define USBHS_OTGSC_MSS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_MSS_SHIFT)) & USBHS_OTGSC_MSS_MASK)
#define USBHS_OTGSC_MSS USBHS_OTGSC_MSS_MASK
#define USBHS_OTGSC_DPIS_MASK (0x400000U)
#define USBHS_OTGSC_DPIS_SHIFT (22U)
#define USBHS_OTGSC_DPIS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_DPIS_SHIFT)) & USBHS_OTGSC_DPIS_MASK)
#define USBHS_OTGSC_DPIS USBHS_OTGSC_DPIS_MASK
#define USBHS_OTGSC_IDIE_MASK (0x1000000U)
#define USBHS_OTGSC_IDIE_SHIFT (24U)
#define USBHS_OTGSC_IDIE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_IDIE_SHIFT)) & USBHS_OTGSC_IDIE_MASK)
#define USBHS_OTGSC_IDIE USBHS_OTGSC_IDIE_MASK
#define USBHS_OTGSC_AVVIE_MASK (0x2000000U)
#define USBHS_OTGSC_AVVIE_SHIFT (25U)
#define USBHS_OTGSC_AVVIE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_AVVIE_SHIFT)) & USBHS_OTGSC_AVVIE_MASK)
#define USBHS_OTGSC_AVVIE USBHS_OTGSC_AVVIE_MASK
#define USBHS_OTGSC_ASVIE_MASK (0x4000000U)
#define USBHS_OTGSC_ASVIE_SHIFT (26U)
#define USBHS_OTGSC_ASVIE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_ASVIE_SHIFT)) & USBHS_OTGSC_ASVIE_MASK)
#define USBHS_OTGSC_ASVIE USBHS_OTGSC_ASVIE_MASK
#define USBHS_OTGSC_BSVIE_MASK (0x8000000U)
#define USBHS_OTGSC_BSVIE_SHIFT (27U)
#define USBHS_OTGSC_BSVIE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_BSVIE_SHIFT)) & USBHS_OTGSC_BSVIE_MASK)
#define USBHS_OTGSC_BSVIE USBHS_OTGSC_BSVIE_MASK
#define USBHS_OTGSC_BSEIE_MASK (0x10000000U)
#define USBHS_OTGSC_BSEIE_SHIFT (28U)
#define USBHS_OTGSC_BSEIE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_BSEIE_SHIFT)) & USBHS_OTGSC_BSEIE_MASK)
#define USBHS_OTGSC_BSEIE USBHS_OTGSC_BSEIE_MASK
#define USBHS_OTGSC_MSE_MASK (0x20000000U)
#define USBHS_OTGSC_MSE_SHIFT (29U)
#define USBHS_OTGSC_MSE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_MSE_SHIFT)) & USBHS_OTGSC_MSE_MASK)
#define USBHS_OTGSC_MSE USBHS_OTGSC_MSE_MASK
#define USBHS_OTGSC_DPIE_MASK (0x40000000U)
#define USBHS_OTGSC_DPIE_SHIFT (30U)
#define USBHS_OTGSC_DPIE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_OTGSC_DPIE_SHIFT)) & USBHS_OTGSC_DPIE_MASK)
#define USBHS_OTGSC_DPIE USBHS_OTGSC_DPIE_MASK
/*! @name USBMODE - USB Mode Register */
#define USBHS_USBMODE_CM_MASK (0x3U)
#define USBHS_USBMODE_CM_SHIFT (0U)
#define USBHS_USBMODE_CM_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBMODE_CM_SHIFT)) & USBHS_USBMODE_CM_MASK)
#define USBHS_USBMODE_CM USBHS_USBMODE_CM_MASK
#define USBHS_USBMODE_ES_MASK (0x4U)
#define USBHS_USBMODE_ES_SHIFT (2U)
#define USBHS_USBMODE_ES_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBMODE_ES_SHIFT)) & USBHS_USBMODE_ES_MASK)
#define USBHS_USBMODE_ES USBHS_USBMODE_ES_MASK
#define USBHS_USBMODE_SLOM_MASK (0x8U)
#define USBHS_USBMODE_SLOM_SHIFT (3U)
#define USBHS_USBMODE_SLOM_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBMODE_SLOM_SHIFT)) & USBHS_USBMODE_SLOM_MASK)
#define USBHS_USBMODE_SLOM USBHS_USBMODE_SLOM_MASK
#define USBHS_USBMODE_SDIS_MASK (0x10U)
#define USBHS_USBMODE_SDIS_SHIFT (4U)
#define USBHS_USBMODE_SDIS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBMODE_SDIS_SHIFT)) & USBHS_USBMODE_SDIS_MASK)
#define USBHS_USBMODE_SDIS USBHS_USBMODE_SDIS_MASK
#define USBHS_USBMODE_TXHSD_MASK (0x7000U)
#define USBHS_USBMODE_TXHSD_SHIFT (12U)
#define USBHS_USBMODE_TXHSD_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBMODE_TXHSD_SHIFT)) & USBHS_USBMODE_TXHSD_MASK)
#define USBHS_USBMODE_TXHSD USBHS_USBMODE_TXHSD_MASK
/*! @name EPSETUPSR - Endpoint Setup Status Register */
#define USBHS_EPSETUPSR_EPSETUPSTAT_MASK (0xFU)
#define USBHS_EPSETUPSR_EPSETUPSTAT_SHIFT (0U)
#define USBHS_EPSETUPSR_EPSETUPSTAT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPSETUPSR_EPSETUPSTAT_SHIFT)) & USBHS_EPSETUPSR_EPSETUPSTAT_MASK)
#define USBHS_EPSETUPSR_EPSETUPSTAT USBHS_EPSETUPSR_EPSETUPSTAT_MASK
/*! @name EPPRIME - Endpoint Initialization Register */
#define USBHS_EPPRIME_PERB_MASK (0xFU)
#define USBHS_EPPRIME_PERB_SHIFT (0U)
#define USBHS_EPPRIME_PERB_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPPRIME_PERB_SHIFT)) & USBHS_EPPRIME_PERB_MASK)
#define USBHS_EPPRIME_PERB USBHS_EPPRIME_PERB_MASK
#define USBHS_EPPRIME_PETB_MASK (0xF0000U)
#define USBHS_EPPRIME_PETB_SHIFT (16U)
#define USBHS_EPPRIME_PETB_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPPRIME_PETB_SHIFT)) & USBHS_EPPRIME_PETB_MASK)
#define USBHS_EPPRIME_PETB USBHS_EPPRIME_PETB_MASK
/*! @name EPFLUSH - Endpoint Flush Register */
#define USBHS_EPFLUSH_FERB_MASK (0xFU)
#define USBHS_EPFLUSH_FERB_SHIFT (0U)
#define USBHS_EPFLUSH_FERB_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPFLUSH_FERB_SHIFT)) & USBHS_EPFLUSH_FERB_MASK)
#define USBHS_EPFLUSH_FERB USBHS_EPFLUSH_FERB_MASK
#define USBHS_EPFLUSH_FETB_MASK (0xF0000U)
#define USBHS_EPFLUSH_FETB_SHIFT (16U)
#define USBHS_EPFLUSH_FETB_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPFLUSH_FETB_SHIFT)) & USBHS_EPFLUSH_FETB_MASK)
#define USBHS_EPFLUSH_FETB USBHS_EPFLUSH_FETB_MASK
/*! @name EPSR - Endpoint Status Register */
#define USBHS_EPSR_ERBR_MASK (0xFU)
#define USBHS_EPSR_ERBR_SHIFT (0U)
#define USBHS_EPSR_ERBR_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPSR_ERBR_SHIFT)) & USBHS_EPSR_ERBR_MASK)
#define USBHS_EPSR_ERBR USBHS_EPSR_ERBR_MASK
#define USBHS_EPSR_ETBR_MASK (0xF0000U)
#define USBHS_EPSR_ETBR_SHIFT (16U)
#define USBHS_EPSR_ETBR_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPSR_ETBR_SHIFT)) & USBHS_EPSR_ETBR_MASK)
#define USBHS_EPSR_ETBR USBHS_EPSR_ETBR_MASK
/*! @name EPCOMPLETE - Endpoint Complete Register */
#define USBHS_EPCOMPLETE_ERCE_MASK (0xFU)
#define USBHS_EPCOMPLETE_ERCE_SHIFT (0U)
#define USBHS_EPCOMPLETE_ERCE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPCOMPLETE_ERCE_SHIFT)) & USBHS_EPCOMPLETE_ERCE_MASK)
#define USBHS_EPCOMPLETE_ERCE USBHS_EPCOMPLETE_ERCE_MASK
#define USBHS_EPCOMPLETE_ETCE_MASK (0xF0000U)
#define USBHS_EPCOMPLETE_ETCE_SHIFT (16U)
#define USBHS_EPCOMPLETE_ETCE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPCOMPLETE_ETCE_SHIFT)) & USBHS_EPCOMPLETE_ETCE_MASK)
#define USBHS_EPCOMPLETE_ETCE USBHS_EPCOMPLETE_ETCE_MASK
/*! @name EPCR0 - Endpoint Control Register 0 */
#define USBHS_EPCR0_RXS_MASK (0x1U)
#define USBHS_EPCR0_RXS_SHIFT (0U)
#define USBHS_EPCR0_RXS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPCR0_RXS_SHIFT)) & USBHS_EPCR0_RXS_MASK)
#define USBHS_EPCR0_RXS USBHS_EPCR0_RXS_MASK
#define USBHS_EPCR0_RXT_MASK (0xCU)
#define USBHS_EPCR0_RXT_SHIFT (2U)
#define USBHS_EPCR0_RXT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPCR0_RXT_SHIFT)) & USBHS_EPCR0_RXT_MASK)
#define USBHS_EPCR0_RXT USBHS_EPCR0_RXT_MASK
#define USBHS_EPCR0_RXE_MASK (0x80U)
#define USBHS_EPCR0_RXE_SHIFT (7U)
#define USBHS_EPCR0_RXE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPCR0_RXE_SHIFT)) & USBHS_EPCR0_RXE_MASK)
#define USBHS_EPCR0_RXE USBHS_EPCR0_RXE_MASK
#define USBHS_EPCR0_TXS_MASK (0x10000U)
#define USBHS_EPCR0_TXS_SHIFT (16U)
#define USBHS_EPCR0_TXS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPCR0_TXS_SHIFT)) & USBHS_EPCR0_TXS_MASK)
#define USBHS_EPCR0_TXS USBHS_EPCR0_TXS_MASK
#define USBHS_EPCR0_TXT_MASK (0xC0000U)
#define USBHS_EPCR0_TXT_SHIFT (18U)
#define USBHS_EPCR0_TXT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPCR0_TXT_SHIFT)) & USBHS_EPCR0_TXT_MASK)
#define USBHS_EPCR0_TXT USBHS_EPCR0_TXT_MASK
#define USBHS_EPCR0_TXE_MASK (0x800000U)
#define USBHS_EPCR0_TXE_SHIFT (23U)
#define USBHS_EPCR0_TXE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPCR0_TXE_SHIFT)) & USBHS_EPCR0_TXE_MASK)
#define USBHS_EPCR0_TXE USBHS_EPCR0_TXE_MASK
/*! @name EPCR - Endpoint Control Register n */
#define USBHS_EPCR_RXS_MASK (0x1U)
#define USBHS_EPCR_RXS_SHIFT (0U)
#define USBHS_EPCR_RXS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPCR_RXS_SHIFT)) & USBHS_EPCR_RXS_MASK)
#define USBHS_EPCR_RXS USBHS_EPCR_RXS_MASK
#define USBHS_EPCR_RXD_MASK (0x2U)
#define USBHS_EPCR_RXD_SHIFT (1U)
#define USBHS_EPCR_RXD_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPCR_RXD_SHIFT)) & USBHS_EPCR_RXD_MASK)
#define USBHS_EPCR_RXD USBHS_EPCR_RXD_MASK
#define USBHS_EPCR_RXT_MASK (0xCU)
#define USBHS_EPCR_RXT_SHIFT (2U)
#define USBHS_EPCR_RXT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPCR_RXT_SHIFT)) & USBHS_EPCR_RXT_MASK)
#define USBHS_EPCR_RXT USBHS_EPCR_RXT_MASK
#define USBHS_EPCR_RXI_MASK (0x20U)
#define USBHS_EPCR_RXI_SHIFT (5U)
#define USBHS_EPCR_RXI_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPCR_RXI_SHIFT)) & USBHS_EPCR_RXI_MASK)
#define USBHS_EPCR_RXI USBHS_EPCR_RXI_MASK
#define USBHS_EPCR_RXR_MASK (0x40U)
#define USBHS_EPCR_RXR_SHIFT (6U)
#define USBHS_EPCR_RXR_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPCR_RXR_SHIFT)) & USBHS_EPCR_RXR_MASK)
#define USBHS_EPCR_RXR USBHS_EPCR_RXR_MASK
#define USBHS_EPCR_RXE_MASK (0x80U)
#define USBHS_EPCR_RXE_SHIFT (7U)
#define USBHS_EPCR_RXE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPCR_RXE_SHIFT)) & USBHS_EPCR_RXE_MASK)
#define USBHS_EPCR_RXE USBHS_EPCR_RXE_MASK
#define USBHS_EPCR_TXS_MASK (0x10000U)
#define USBHS_EPCR_TXS_SHIFT (16U)
#define USBHS_EPCR_TXS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPCR_TXS_SHIFT)) & USBHS_EPCR_TXS_MASK)
#define USBHS_EPCR_TXS USBHS_EPCR_TXS_MASK
#define USBHS_EPCR_TXD_MASK (0x20000U)
#define USBHS_EPCR_TXD_SHIFT (17U)
#define USBHS_EPCR_TXD_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPCR_TXD_SHIFT)) & USBHS_EPCR_TXD_MASK)
#define USBHS_EPCR_TXD USBHS_EPCR_TXD_MASK
#define USBHS_EPCR_TXT_MASK (0xC0000U)
#define USBHS_EPCR_TXT_SHIFT (18U)
#define USBHS_EPCR_TXT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPCR_TXT_SHIFT)) & USBHS_EPCR_TXT_MASK)
#define USBHS_EPCR_TXT USBHS_EPCR_TXT_MASK
#define USBHS_EPCR_TXI_MASK (0x200000U)
#define USBHS_EPCR_TXI_SHIFT (21U)
#define USBHS_EPCR_TXI_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPCR_TXI_SHIFT)) & USBHS_EPCR_TXI_MASK)
#define USBHS_EPCR_TXI USBHS_EPCR_TXI_MASK
#define USBHS_EPCR_TXR_MASK (0x400000U)
#define USBHS_EPCR_TXR_SHIFT (22U)
#define USBHS_EPCR_TXR_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPCR_TXR_SHIFT)) & USBHS_EPCR_TXR_MASK)
#define USBHS_EPCR_TXR USBHS_EPCR_TXR_MASK
#define USBHS_EPCR_TXE_MASK (0x800000U)
#define USBHS_EPCR_TXE_SHIFT (23U)
#define USBHS_EPCR_TXE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_EPCR_TXE_SHIFT)) & USBHS_EPCR_TXE_MASK)
#define USBHS_EPCR_TXE USBHS_EPCR_TXE_MASK
/* The count of USBHS_EPCR */
#define USBHS_EPCR_COUNT (7U)
/*! @name USBGENCTRL - USB General Control Register */
#define USBHS_USBGENCTRL_WU_IE_MASK (0x1U)
#define USBHS_USBGENCTRL_WU_IE_SHIFT (0U)
#define USBHS_USBGENCTRL_WU_IE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBGENCTRL_WU_IE_SHIFT)) & USBHS_USBGENCTRL_WU_IE_MASK)
#define USBHS_USBGENCTRL_WU_IE USBHS_USBGENCTRL_WU_IE_MASK
#define USBHS_USBGENCTRL_WU_INT_CLR_MASK (0x20U)
#define USBHS_USBGENCTRL_WU_INT_CLR_SHIFT (5U)
#define USBHS_USBGENCTRL_WU_INT_CLR_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHS_USBGENCTRL_WU_INT_CLR_SHIFT)) & USBHS_USBGENCTRL_WU_INT_CLR_MASK)
#define USBHS_USBGENCTRL_WU_INT_CLR USBHS_USBGENCTRL_WU_INT_CLR_MASK
/*!
* @}
*/ /* end of group USBHS_Register_Masks */
/* USBHS - Peripheral instance base addresses */
/** Peripheral USBHS base address */
#define USBHS_BASE (0x400A1000u)
/** Peripheral USBHS base pointer */
#define USBHS ((USBHS_TypeDef *)USBHS_BASE)
/** Array initializer of USBHS peripheral base addresses */
#define USBHS_BASE_ADDRS { USBHS_BASE }
/** Array initializer of USBHS peripheral base pointers */
#define USBHS_BASE_PTRS { USBHS }
/** Interrupt vectors for the USBHS peripheral type */
#define USBHS_IRQS { USBHS_IRQn }
/*!
* @}
*/ /* end of group USBHS_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- USBHSDCD Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup USBHSDCD_Peripheral_Access_Layer USBHSDCD Peripheral Access Layer
* @{
*/
/** USBHSDCD - Register Layout Typedef */
typedef struct {
__IO uint32_t CONTROL; /**< Control register, offset: 0x0 */
__IO uint32_t CLOCK; /**< Clock register, offset: 0x4 */
__I uint32_t STATUS; /**< Status register, offset: 0x8 */
__IO uint32_t SIGNAL_OVERRIDE; /**< Signal Override Register, offset: 0xC */
__IO uint32_t TIMER0; /**< TIMER0 register, offset: 0x10 */
__IO uint32_t TIMER1; /**< TIMER1 register, offset: 0x14 */
union { /* offset: 0x18 */
__IO uint32_t TIMER2_BC11; /**< TIMER2_BC11 register, offset: 0x18 */
__IO uint32_t TIMER2_BC12; /**< TIMER2_BC12 register, offset: 0x18 */
};
} USBHSDCD_TypeDef;
/* ----------------------------------------------------------------------------
-- USBHSDCD Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup USBHSDCD_Register_Masks USBHSDCD Register Masks
* @{
*/
/*! @name CONTROL - Control register */
#define USBHSDCD_CONTROL_IACK_MASK (0x1U)
#define USBHSDCD_CONTROL_IACK_SHIFT (0U)
#define USBHSDCD_CONTROL_IACK_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_CONTROL_IACK_SHIFT)) & USBHSDCD_CONTROL_IACK_MASK)
#define USBHSDCD_CONTROL_IACK USBHSDCD_CONTROL_IACK_MASK
#define USBHSDCD_CONTROL_IF_MASK (0x100U)
#define USBHSDCD_CONTROL_IF_SHIFT (8U)
#define USBHSDCD_CONTROL_IF_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_CONTROL_IF_SHIFT)) & USBHSDCD_CONTROL_IF_MASK)
#define USBHSDCD_CONTROL_IF USBHSDCD_CONTROL_IF_MASK
#define USBHSDCD_CONTROL_IE_MASK (0x10000U)
#define USBHSDCD_CONTROL_IE_SHIFT (16U)
#define USBHSDCD_CONTROL_IE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_CONTROL_IE_SHIFT)) & USBHSDCD_CONTROL_IE_MASK)
#define USBHSDCD_CONTROL_IE USBHSDCD_CONTROL_IE_MASK
#define USBHSDCD_CONTROL_BC12_MASK (0x20000U)
#define USBHSDCD_CONTROL_BC12_SHIFT (17U)
#define USBHSDCD_CONTROL_BC12_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_CONTROL_BC12_SHIFT)) & USBHSDCD_CONTROL_BC12_MASK)
#define USBHSDCD_CONTROL_BC12 USBHSDCD_CONTROL_BC12_MASK
#define USBHSDCD_CONTROL_START_MASK (0x1000000U)
#define USBHSDCD_CONTROL_START_SHIFT (24U)
#define USBHSDCD_CONTROL_START_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_CONTROL_START_SHIFT)) & USBHSDCD_CONTROL_START_MASK)
#define USBHSDCD_CONTROL_START USBHSDCD_CONTROL_START_MASK
#define USBHSDCD_CONTROL_SR_MASK (0x2000000U)
#define USBHSDCD_CONTROL_SR_SHIFT (25U)
#define USBHSDCD_CONTROL_SR_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_CONTROL_SR_SHIFT)) & USBHSDCD_CONTROL_SR_MASK)
#define USBHSDCD_CONTROL_SR USBHSDCD_CONTROL_SR_MASK
/*! @name CLOCK - Clock register */
#define USBHSDCD_CLOCK_CLOCK_UNIT_MASK (0x1U)
#define USBHSDCD_CLOCK_CLOCK_UNIT_SHIFT (0U)
#define USBHSDCD_CLOCK_CLOCK_UNIT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_CLOCK_CLOCK_UNIT_SHIFT)) & USBHSDCD_CLOCK_CLOCK_UNIT_MASK)
#define USBHSDCD_CLOCK_CLOCK_UNIT USBHSDCD_CLOCK_CLOCK_UNIT_MASK
#define USBHSDCD_CLOCK_CLOCK_SPEED_MASK (0xFFCU)
#define USBHSDCD_CLOCK_CLOCK_SPEED_SHIFT (2U)
#define USBHSDCD_CLOCK_CLOCK_SPEED_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_CLOCK_CLOCK_SPEED_SHIFT)) & USBHSDCD_CLOCK_CLOCK_SPEED_MASK)
#define USBHSDCD_CLOCK_CLOCK_SPEED USBHSDCD_CLOCK_CLOCK_SPEED_MASK
/*! @name STATUS - Status register */
#define USBHSDCD_STATUS_SEQ_RES_MASK (0x30000U)
#define USBHSDCD_STATUS_SEQ_RES_SHIFT (16U)
#define USBHSDCD_STATUS_SEQ_RES_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_STATUS_SEQ_RES_SHIFT)) & USBHSDCD_STATUS_SEQ_RES_MASK)
#define USBHSDCD_STATUS_SEQ_RES USBHSDCD_STATUS_SEQ_RES_MASK
#define USBHSDCD_STATUS_SEQ_STAT_MASK (0xC0000U)
#define USBHSDCD_STATUS_SEQ_STAT_SHIFT (18U)
#define USBHSDCD_STATUS_SEQ_STAT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_STATUS_SEQ_STAT_SHIFT)) & USBHSDCD_STATUS_SEQ_STAT_MASK)
#define USBHSDCD_STATUS_SEQ_STAT USBHSDCD_STATUS_SEQ_STAT_MASK
#define USBHSDCD_STATUS_ERR_MASK (0x100000U)
#define USBHSDCD_STATUS_ERR_SHIFT (20U)
#define USBHSDCD_STATUS_ERR_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_STATUS_ERR_SHIFT)) & USBHSDCD_STATUS_ERR_MASK)
#define USBHSDCD_STATUS_ERR USBHSDCD_STATUS_ERR_MASK
#define USBHSDCD_STATUS_TO_MASK (0x200000U)
#define USBHSDCD_STATUS_TO_SHIFT (21U)
#define USBHSDCD_STATUS_TO_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_STATUS_TO_SHIFT)) & USBHSDCD_STATUS_TO_MASK)
#define USBHSDCD_STATUS_TO USBHSDCD_STATUS_TO_MASK
#define USBHSDCD_STATUS_ACTIVE_MASK (0x400000U)
#define USBHSDCD_STATUS_ACTIVE_SHIFT (22U)
#define USBHSDCD_STATUS_ACTIVE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_STATUS_ACTIVE_SHIFT)) & USBHSDCD_STATUS_ACTIVE_MASK)
#define USBHSDCD_STATUS_ACTIVE USBHSDCD_STATUS_ACTIVE_MASK
/*! @name SIGNAL_OVERRIDE - Signal Override Register */
#define USBHSDCD_SIGNAL_OVERRIDE_PS_MASK (0x3U)
#define USBHSDCD_SIGNAL_OVERRIDE_PS_SHIFT (0U)
#define USBHSDCD_SIGNAL_OVERRIDE_PS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_SIGNAL_OVERRIDE_PS_SHIFT)) & USBHSDCD_SIGNAL_OVERRIDE_PS_MASK)
#define USBHSDCD_SIGNAL_OVERRIDE_PS USBHSDCD_SIGNAL_OVERRIDE_PS_MASK
/*! @name TIMER0 - TIMER0 register */
#define USBHSDCD_TIMER0_TUNITCON_MASK (0xFFFU)
#define USBHSDCD_TIMER0_TUNITCON_SHIFT (0U)
#define USBHSDCD_TIMER0_TUNITCON_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_TIMER0_TUNITCON_SHIFT)) & USBHSDCD_TIMER0_TUNITCON_MASK)
#define USBHSDCD_TIMER0_TUNITCON USBHSDCD_TIMER0_TUNITCON_MASK
#define USBHSDCD_TIMER0_TSEQ_INIT_MASK (0x3FF0000U)
#define USBHSDCD_TIMER0_TSEQ_INIT_SHIFT (16U)
#define USBHSDCD_TIMER0_TSEQ_INIT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_TIMER0_TSEQ_INIT_SHIFT)) & USBHSDCD_TIMER0_TSEQ_INIT_MASK)
#define USBHSDCD_TIMER0_TSEQ_INIT USBHSDCD_TIMER0_TSEQ_INIT_MASK
/*! @name TIMER1 - TIMER1 register */
#define USBHSDCD_TIMER1_TVDPSRC_ON_MASK (0x3FFU)
#define USBHSDCD_TIMER1_TVDPSRC_ON_SHIFT (0U)
#define USBHSDCD_TIMER1_TVDPSRC_ON_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_TIMER1_TVDPSRC_ON_SHIFT)) & USBHSDCD_TIMER1_TVDPSRC_ON_MASK)
#define USBHSDCD_TIMER1_TVDPSRC_ON USBHSDCD_TIMER1_TVDPSRC_ON_MASK
#define USBHSDCD_TIMER1_TDCD_DBNC_MASK (0x3FF0000U)
#define USBHSDCD_TIMER1_TDCD_DBNC_SHIFT (16U)
#define USBHSDCD_TIMER1_TDCD_DBNC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_TIMER1_TDCD_DBNC_SHIFT)) & USBHSDCD_TIMER1_TDCD_DBNC_MASK)
#define USBHSDCD_TIMER1_TDCD_DBNC USBHSDCD_TIMER1_TDCD_DBNC_MASK
/*! @name TIMER2_BC11 - TIMER2_BC11 register */
#define USBHSDCD_TIMER2_BC11_CHECK_DM_MASK (0xFU)
#define USBHSDCD_TIMER2_BC11_CHECK_DM_SHIFT (0U)
#define USBHSDCD_TIMER2_BC11_CHECK_DM_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_TIMER2_BC11_CHECK_DM_SHIFT)) & USBHSDCD_TIMER2_BC11_CHECK_DM_MASK)
#define USBHSDCD_TIMER2_BC11_CHECK_DM USBHSDCD_TIMER2_BC11_CHECK_DM_MASK
#define USBHSDCD_TIMER2_BC11_TVDPSRC_CON_MASK (0x3FF0000U)
#define USBHSDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT (16U)
#define USBHSDCD_TIMER2_BC11_TVDPSRC_CON_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT)) & USBHSDCD_TIMER2_BC11_TVDPSRC_CON_MASK)
#define USBHSDCD_TIMER2_BC11_TVDPSRC_CON USBHSDCD_TIMER2_BC11_TVDPSRC_CON_MASK
/*! @name TIMER2_BC12 - TIMER2_BC12 register */
#define USBHSDCD_TIMER2_BC12_TVDMSRC_ON_MASK (0x3FFU)
#define USBHSDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT (0U)
#define USBHSDCD_TIMER2_BC12_TVDMSRC_ON_SET(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT)) & USBHSDCD_TIMER2_BC12_TVDMSRC_ON_MASK)
#define USBHSDCD_TIMER2_BC12_TVDMSRC_ON USBHSDCD_TIMER2_BC12_TVDMSRC_ON_MASK
#define USBHSDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK (0x3FF0000U)
#define USBHSDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT (16U)
#define USBHSDCD_TIMER2_BC12_TWAIT_AFTER_PRD(x) (((uint32_t)(((uint32_t)(x)) << USBHSDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT)) & USBHSDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK)
/*!
* @}
*/ /* end of group USBHSDCD_Register_Masks */
/* USBHSDCD - Peripheral instance base addresses */
/** Peripheral USBHSDCD base address */
#define USBHSDCD_BASE (0x400A3000u)
/** Peripheral USBHSDCD base pointer */
#define USBHSDCD ((USBHSDCD_TypeDef *)USBHSDCD_BASE)
/** Array initializer of USBHSDCD peripheral base addresses */
#define USBHSDCD_BASE_ADDRS { USBHSDCD_BASE }
/** Array initializer of USBHSDCD peripheral base pointers */
#define USBHSDCD_BASE_PTRS { USBHSDCD }
/** Interrupt vectors for the USBHSDCD peripheral type */
#define USBHSDCD_IRQS { USBHSDCD_IRQn }
/*!
* @}
*/ /* end of group USBHSDCD_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- USBPHY Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup USBPHY_Peripheral_Access_Layer USBPHY Peripheral Access Layer
* @{
*/
/** USBPHY - Register Layout Typedef */
typedef struct {
__IO uint32_t PWD; /**< USB PHY Power-Down Register, offset: 0x0 */
__IO uint32_t PWD_SET; /**< USB PHY Power-Down Register, offset: 0x4 */
__IO uint32_t PWD_CLR; /**< USB PHY Power-Down Register, offset: 0x8 */
__IO uint32_t PWD_TOG; /**< USB PHY Power-Down Register, offset: 0xC */
__IO uint32_t TX; /**< USB PHY Transmitter Control Register, offset: 0x10 */
__IO uint32_t TX_SET; /**< USB PHY Transmitter Control Register, offset: 0x14 */
__IO uint32_t TX_CLR; /**< USB PHY Transmitter Control Register, offset: 0x18 */
__IO uint32_t TX_TOG; /**< USB PHY Transmitter Control Register, offset: 0x1C */
__IO uint32_t RX; /**< USB PHY Receiver Control Register, offset: 0x20 */
__IO uint32_t RX_SET; /**< USB PHY Receiver Control Register, offset: 0x24 */
__IO uint32_t RX_CLR; /**< USB PHY Receiver Control Register, offset: 0x28 */
__IO uint32_t RX_TOG; /**< USB PHY Receiver Control Register, offset: 0x2C */
__IO uint32_t CTRL; /**< USB PHY General Control Register, offset: 0x30 */
__IO uint32_t CTRL_SET; /**< USB PHY General Control Register, offset: 0x34 */
__IO uint32_t CTRL_CLR; /**< USB PHY General Control Register, offset: 0x38 */
__IO uint32_t CTRL_TOG; /**< USB PHY General Control Register, offset: 0x3C */
__IO uint32_t STATUS; /**< USB PHY Status Register, offset: 0x40 */
uint8_t RESERVED_0[12];
__IO uint32_t DEBUGr; /**< USB PHY Debug Register, offset: 0x50 */
__IO uint32_t DEBUG_SET; /**< USB PHY Debug Register, offset: 0x54 */
__IO uint32_t DEBUG_CLR; /**< USB PHY Debug Register, offset: 0x58 */
__IO uint32_t DEBUG_TOG; /**< USB PHY Debug Register, offset: 0x5C */
__I uint32_t DEBUG0_STATUS; /**< UTMI Debug Status Register 0, offset: 0x60 */
uint8_t RESERVED_1[12];
__IO uint32_t DEBUG1; /**< UTMI Debug Status Register 1, offset: 0x70 */
__IO uint32_t DEBUG1_SET; /**< UTMI Debug Status Register 1, offset: 0x74 */
__IO uint32_t DEBUG1_CLR; /**< UTMI Debug Status Register 1, offset: 0x78 */
__IO uint32_t DEBUG1_TOG; /**< UTMI Debug Status Register 1, offset: 0x7C */
__I uint32_t VERSION; /**< UTMI RTL Version, offset: 0x80 */
uint8_t RESERVED_2[28];
__IO uint32_t PLL_SIC; /**< USB PHY PLL Control/Status Register, offset: 0xA0 */
__IO uint32_t PLL_SIC_SET; /**< USB PHY PLL Control/Status Register, offset: 0xA4 */
__IO uint32_t PLL_SIC_CLR; /**< USB PHY PLL Control/Status Register, offset: 0xA8 */
__IO uint32_t PLL_SIC_TOG; /**< USB PHY PLL Control/Status Register, offset: 0xAC */
uint8_t RESERVED_3[16];
__IO uint32_t USB1_VBUS_DETECT; /**< USB PHY VBUS Detect Control Register, offset: 0xC0 */
__IO uint32_t USB1_VBUS_DETECT_SET; /**< USB PHY VBUS Detect Control Register, offset: 0xC4 */
__IO uint32_t USB1_VBUS_DETECT_CLR; /**< USB PHY VBUS Detect Control Register, offset: 0xC8 */
__IO uint32_t USB1_VBUS_DETECT_TOG; /**< USB PHY VBUS Detect Control Register, offset: 0xCC */
__I uint32_t USB1_VBUS_DET_STAT; /**< USB PHY VBUS Detector Status Register, offset: 0xD0 */
uint8_t RESERVED_4[28];
__I uint32_t USB1_CHRG_DET_STAT; /**< USB PHY Charger Detect Status Register, offset: 0xF0 */
uint8_t RESERVED_5[12];
__IO uint32_t ANACTRL; /**< USB PHY Analog Control Register, offset: 0x100 */
__IO uint32_t ANACTRL_SET; /**< USB PHY Analog Control Register, offset: 0x104 */
__IO uint32_t ANACTRL_CLR; /**< USB PHY Analog Control Register, offset: 0x108 */
__IO uint32_t ANACTRL_TOG; /**< USB PHY Analog Control Register, offset: 0x10C */
__IO uint32_t USB1_LOOPBACK; /**< USB PHY Loopback Control/Status Register, offset: 0x110 */
__IO uint32_t USB1_LOOPBACK_SET; /**< USB PHY Loopback Control/Status Register, offset: 0x114 */
__IO uint32_t USB1_LOOPBACK_CLR; /**< USB PHY Loopback Control/Status Register, offset: 0x118 */
__IO uint32_t USB1_LOOPBACK_TOG; /**< USB PHY Loopback Control/Status Register, offset: 0x11C */
__IO uint32_t USB1_LOOPBACK_HSFSCNT; /**< USB PHY Loopback Packet Number Select Register, offset: 0x120 */
__IO uint32_t USB1_LOOPBACK_HSFSCNT_SET; /**< USB PHY Loopback Packet Number Select Register, offset: 0x124 */
__IO uint32_t USB1_LOOPBACK_HSFSCNT_CLR; /**< USB PHY Loopback Packet Number Select Register, offset: 0x128 */
__IO uint32_t USB1_LOOPBACK_HSFSCNT_TOG; /**< USB PHY Loopback Packet Number Select Register, offset: 0x12C */
__IO uint32_t TRIM_OVERRIDE_EN; /**< USB PHY Trim Override Enable Register, offset: 0x130 */
__IO uint32_t TRIM_OVERRIDE_EN_SET; /**< USB PHY Trim Override Enable Register, offset: 0x134 */
__IO uint32_t TRIM_OVERRIDE_EN_CLR; /**< USB PHY Trim Override Enable Register, offset: 0x138 */
__IO uint32_t TRIM_OVERRIDE_EN_TOG; /**< USB PHY Trim Override Enable Register, offset: 0x13C */
} USBPHY_TypeDef;
/* ----------------------------------------------------------------------------
-- USBPHY Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup USBPHY_Register_Masks USBPHY Register Masks
* @{
*/
/*! @name PWD - USB PHY Power-Down Register */
#define USBPHY_PWD_TXPWDFS_MASK (0x400U)
#define USBPHY_PWD_TXPWDFS_SHIFT (10U)
#define USBPHY_PWD_TXPWDFS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TXPWDFS_SHIFT)) & USBPHY_PWD_TXPWDFS_MASK)
#define USBPHY_PWD_TXPWDFS USBPHY_PWD_TXPWDFS_MASK
#define USBPHY_PWD_TXPWDIBIAS_MASK (0x800U)
#define USBPHY_PWD_TXPWDIBIAS_SHIFT (11U)
#define USBPHY_PWD_TXPWDIBIAS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TXPWDIBIAS_SHIFT)) & USBPHY_PWD_TXPWDIBIAS_MASK)
#define USBPHY_PWD_TXPWDIBIAS USBPHY_PWD_TXPWDIBIAS_MASK
#define USBPHY_PWD_TXPWDV2I_MASK (0x1000U)
#define USBPHY_PWD_TXPWDV2I_SHIFT (12U)
#define USBPHY_PWD_TXPWDV2I_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TXPWDV2I_SHIFT)) & USBPHY_PWD_TXPWDV2I_MASK)
#define USBPHY_PWD_TXPWDV2I USBPHY_PWD_TXPWDV2I_MASK
#define USBPHY_PWD_RXPWDENV_MASK (0x20000U)
#define USBPHY_PWD_RXPWDENV_SHIFT (17U)
#define USBPHY_PWD_RXPWDENV_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_RXPWDENV_SHIFT)) & USBPHY_PWD_RXPWDENV_MASK)
#define USBPHY_PWD_RXPWDENV USBPHY_PWD_RXPWDENV_MASK
#define USBPHY_PWD_RXPWD1PT1_MASK (0x40000U)
#define USBPHY_PWD_RXPWD1PT1_SHIFT (18U)
#define USBPHY_PWD_RXPWD1PT1_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_RXPWD1PT1_SHIFT)) & USBPHY_PWD_RXPWD1PT1_MASK)
#define USBPHY_PWD_RXPWD1PT1 USBPHY_PWD_RXPWD1PT1_MASK
#define USBPHY_PWD_RXPWDDIFF_MASK (0x80000U)
#define USBPHY_PWD_RXPWDDIFF_SHIFT (19U)
#define USBPHY_PWD_RXPWDDIFF_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_RXPWDDIFF_SHIFT)) & USBPHY_PWD_RXPWDDIFF_MASK)
#define USBPHY_PWD_RXPWDDIFF USBPHY_PWD_RXPWDDIFF_MASK
#define USBPHY_PWD_RXPWDRX_MASK (0x100000U)
#define USBPHY_PWD_RXPWDRX_SHIFT (20U)
#define USBPHY_PWD_RXPWDRX_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_RXPWDRX_SHIFT)) & USBPHY_PWD_RXPWDRX_MASK)
#define USBPHY_PWD_RXPWDRX USBPHY_PWD_RXPWDRX_MASK
/*! @name PWD_SET - USB PHY Power-Down Register */
#define USBPHY_PWD_SET_TXPWDFS_MASK (0x400U)
#define USBPHY_PWD_SET_TXPWDFS_SHIFT (10U)
#define USBPHY_PWD_SET_TXPWDFS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_SET_TXPWDFS_SHIFT)) & USBPHY_PWD_SET_TXPWDFS_MASK)
#define USBPHY_PWD_SET_TXPWDFS USBPHY_PWD_SET_TXPWDFS_MASK
#define USBPHY_PWD_SET_TXPWDIBIAS_MASK (0x800U)
#define USBPHY_PWD_SET_TXPWDIBIAS_SHIFT (11U)
#define USBPHY_PWD_SET_TXPWDIBIAS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_SET_TXPWDIBIAS_SHIFT)) & USBPHY_PWD_SET_TXPWDIBIAS_MASK)
#define USBPHY_PWD_SET_TXPWDIBIAS USBPHY_PWD_SET_TXPWDIBIAS_MASK
#define USBPHY_PWD_SET_TXPWDV2I_MASK (0x1000U)
#define USBPHY_PWD_SET_TXPWDV2I_SHIFT (12U)
#define USBPHY_PWD_SET_TXPWDV2I_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_SET_TXPWDV2I_SHIFT)) & USBPHY_PWD_SET_TXPWDV2I_MASK)
#define USBPHY_PWD_SET_TXPWDV2I USBPHY_PWD_SET_TXPWDV2I_MASK
#define USBPHY_PWD_SET_RXPWDENV_MASK (0x20000U)
#define USBPHY_PWD_SET_RXPWDENV_SHIFT (17U)
#define USBPHY_PWD_SET_RXPWDENV_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_SET_RXPWDENV_SHIFT)) & USBPHY_PWD_SET_RXPWDENV_MASK)
#define USBPHY_PWD_SET_RXPWDENV USBPHY_PWD_SET_RXPWDENV_MASK
#define USBPHY_PWD_SET_RXPWD1PT1_MASK (0x40000U)
#define USBPHY_PWD_SET_RXPWD1PT1_SHIFT (18U)
#define USBPHY_PWD_SET_RXPWD1PT1_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_SET_RXPWD1PT1_SHIFT)) & USBPHY_PWD_SET_RXPWD1PT1_MASK)
#define USBPHY_PWD_SET_RXPWD1PT1 USBPHY_PWD_SET_RXPWD1PT1_MASK
#define USBPHY_PWD_SET_RXPWDDIFF_MASK (0x80000U)
#define USBPHY_PWD_SET_RXPWDDIFF_SHIFT (19U)
#define USBPHY_PWD_SET_RXPWDDIFF_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_SET_RXPWDDIFF_SHIFT)) & USBPHY_PWD_SET_RXPWDDIFF_MASK)
#define USBPHY_PWD_SET_RXPWDDIFF USBPHY_PWD_SET_RXPWDDIFF_MASK
#define USBPHY_PWD_SET_RXPWDRX_MASK (0x100000U)
#define USBPHY_PWD_SET_RXPWDRX_SHIFT (20U)
#define USBPHY_PWD_SET_RXPWDRX_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_SET_RXPWDRX_SHIFT)) & USBPHY_PWD_SET_RXPWDRX_MASK)
#define USBPHY_PWD_SET_RXPWDRX USBPHY_PWD_SET_RXPWDRX_MASK
/*! @name PWD_CLR - USB PHY Power-Down Register */
#define USBPHY_PWD_CLR_TXPWDFS_MASK (0x400U)
#define USBPHY_PWD_CLR_TXPWDFS_SHIFT (10U)
#define USBPHY_PWD_CLR_TXPWDFS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_CLR_TXPWDFS_SHIFT)) & USBPHY_PWD_CLR_TXPWDFS_MASK)
#define USBPHY_PWD_CLR_TXPWDFS USBPHY_PWD_CLR_TXPWDFS_MASK
#define USBPHY_PWD_CLR_TXPWDIBIAS_MASK (0x800U)
#define USBPHY_PWD_CLR_TXPWDIBIAS_SHIFT (11U)
#define USBPHY_PWD_CLR_TXPWDIBIAS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_CLR_TXPWDIBIAS_SHIFT)) & USBPHY_PWD_CLR_TXPWDIBIAS_MASK)
#define USBPHY_PWD_CLR_TXPWDIBIAS USBPHY_PWD_CLR_TXPWDIBIAS_MASK
#define USBPHY_PWD_CLR_TXPWDV2I_MASK (0x1000U)
#define USBPHY_PWD_CLR_TXPWDV2I_SHIFT (12U)
#define USBPHY_PWD_CLR_TXPWDV2I_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_CLR_TXPWDV2I_SHIFT)) & USBPHY_PWD_CLR_TXPWDV2I_MASK)
#define USBPHY_PWD_CLR_TXPWDV2I USBPHY_PWD_CLR_TXPWDV2I_MASK
#define USBPHY_PWD_CLR_RXPWDENV_MASK (0x20000U)
#define USBPHY_PWD_CLR_RXPWDENV_SHIFT (17U)
#define USBPHY_PWD_CLR_RXPWDENV_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_CLR_RXPWDENV_SHIFT)) & USBPHY_PWD_CLR_RXPWDENV_MASK)
#define USBPHY_PWD_CLR_RXPWDENV USBPHY_PWD_CLR_RXPWDENV_MASK
#define USBPHY_PWD_CLR_RXPWD1PT1_MASK (0x40000U)
#define USBPHY_PWD_CLR_RXPWD1PT1_SHIFT (18U)
#define USBPHY_PWD_CLR_RXPWD1PT1_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_CLR_RXPWD1PT1_SHIFT)) & USBPHY_PWD_CLR_RXPWD1PT1_MASK)
#define USBPHY_PWD_CLR_RXPWD1PT1 USBPHY_PWD_CLR_RXPWD1PT1_MASK
#define USBPHY_PWD_CLR_RXPWDDIFF_MASK (0x80000U)
#define USBPHY_PWD_CLR_RXPWDDIFF_SHIFT (19U)
#define USBPHY_PWD_CLR_RXPWDDIFF_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_CLR_RXPWDDIFF_SHIFT)) & USBPHY_PWD_CLR_RXPWDDIFF_MASK)
#define USBPHY_PWD_CLR_RXPWDDIFF USBPHY_PWD_CLR_RXPWDDIFF_MASK
#define USBPHY_PWD_CLR_RXPWDRX_MASK (0x100000U)
#define USBPHY_PWD_CLR_RXPWDRX_SHIFT (20U)
#define USBPHY_PWD_CLR_RXPWDRX_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_CLR_RXPWDRX_SHIFT)) & USBPHY_PWD_CLR_RXPWDRX_MASK)
#define USBPHY_PWD_CLR_RXPWDRX USBPHY_PWD_CLR_RXPWDRX_MASK
/*! @name PWD_TOG - USB PHY Power-Down Register */
#define USBPHY_PWD_TOG_TXPWDFS_MASK (0x400U)
#define USBPHY_PWD_TOG_TXPWDFS_SHIFT (10U)
#define USBPHY_PWD_TOG_TXPWDFS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TOG_TXPWDFS_SHIFT)) & USBPHY_PWD_TOG_TXPWDFS_MASK)
#define USBPHY_PWD_TOG_TXPWDFS USBPHY_PWD_TOG_TXPWDFS_MASK
#define USBPHY_PWD_TOG_TXPWDIBIAS_MASK (0x800U)
#define USBPHY_PWD_TOG_TXPWDIBIAS_SHIFT (11U)
#define USBPHY_PWD_TOG_TXPWDIBIAS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TOG_TXPWDIBIAS_SHIFT)) & USBPHY_PWD_TOG_TXPWDIBIAS_MASK)
#define USBPHY_PWD_TOG_TXPWDIBIAS USBPHY_PWD_TOG_TXPWDIBIAS_MASK
#define USBPHY_PWD_TOG_TXPWDV2I_MASK (0x1000U)
#define USBPHY_PWD_TOG_TXPWDV2I_SHIFT (12U)
#define USBPHY_PWD_TOG_TXPWDV2I_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TOG_TXPWDV2I_SHIFT)) & USBPHY_PWD_TOG_TXPWDV2I_MASK)
#define USBPHY_PWD_TOG_TXPWDV2I USBPHY_PWD_TOG_TXPWDV2I_MASK
#define USBPHY_PWD_TOG_RXPWDENV_MASK (0x20000U)
#define USBPHY_PWD_TOG_RXPWDENV_SHIFT (17U)
#define USBPHY_PWD_TOG_RXPWDENV_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TOG_RXPWDENV_SHIFT)) & USBPHY_PWD_TOG_RXPWDENV_MASK)
#define USBPHY_PWD_TOG_RXPWDENV USBPHY_PWD_TOG_RXPWDENV_MASK
#define USBPHY_PWD_TOG_RXPWD1PT1_MASK (0x40000U)
#define USBPHY_PWD_TOG_RXPWD1PT1_SHIFT (18U)
#define USBPHY_PWD_TOG_RXPWD1PT1_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TOG_RXPWD1PT1_SHIFT)) & USBPHY_PWD_TOG_RXPWD1PT1_MASK)
#define USBPHY_PWD_TOG_RXPWD1PT1 USBPHY_PWD_TOG_RXPWD1PT1_MASK
#define USBPHY_PWD_TOG_RXPWDDIFF_MASK (0x80000U)
#define USBPHY_PWD_TOG_RXPWDDIFF_SHIFT (19U)
#define USBPHY_PWD_TOG_RXPWDDIFF_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TOG_RXPWDDIFF_SHIFT)) & USBPHY_PWD_TOG_RXPWDDIFF_MASK)
#define USBPHY_PWD_TOG_RXPWDDIFF USBPHY_PWD_TOG_RXPWDDIFF_MASK
#define USBPHY_PWD_TOG_RXPWDRX_MASK (0x100000U)
#define USBPHY_PWD_TOG_RXPWDRX_SHIFT (20U)
#define USBPHY_PWD_TOG_RXPWDRX_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TOG_RXPWDRX_SHIFT)) & USBPHY_PWD_TOG_RXPWDRX_MASK)
#define USBPHY_PWD_TOG_RXPWDRX USBPHY_PWD_TOG_RXPWDRX_MASK
/*! @name TX - USB PHY Transmitter Control Register */
#define USBPHY_TX_D_CAL_MASK (0xFU)
#define USBPHY_TX_D_CAL_SHIFT (0U)
#define USBPHY_TX_D_CAL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_D_CAL_SHIFT)) & USBPHY_TX_D_CAL_MASK)
#define USBPHY_TX_D_CAL USBPHY_TX_D_CAL_MASK
#define USBPHY_TX_TXCAL45DM_MASK (0xF00U)
#define USBPHY_TX_TXCAL45DM_SHIFT (8U)
#define USBPHY_TX_TXCAL45DM_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_TXCAL45DM_SHIFT)) & USBPHY_TX_TXCAL45DM_MASK)
#define USBPHY_TX_TXCAL45DM USBPHY_TX_TXCAL45DM_MASK
#define USBPHY_TX_TXCAL45DP_MASK (0xF0000U)
#define USBPHY_TX_TXCAL45DP_SHIFT (16U)
#define USBPHY_TX_TXCAL45DP_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_TXCAL45DP_SHIFT)) & USBPHY_TX_TXCAL45DP_MASK)
#define USBPHY_TX_TXCAL45DP USBPHY_TX_TXCAL45DP_MASK
#define USBPHY_TX_USBPHY_TX_EDGECTRL_MASK (0x1C000000U)
#define USBPHY_TX_USBPHY_TX_EDGECTRL_SHIFT (26U)
#define USBPHY_TX_USBPHY_TX_EDGECTRL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_USBPHY_TX_EDGECTRL_SHIFT)) & USBPHY_TX_USBPHY_TX_EDGECTRL_MASK)
#define USBPHY_TX_USBPHY_TX_EDGECTRL USBPHY_TX_USBPHY_TX_EDGECTRL_MASK
/*! @name TX_SET - USB PHY Transmitter Control Register */
#define USBPHY_TX_SET_D_CAL_MASK (0xFU)
#define USBPHY_TX_SET_D_CAL_SHIFT (0U)
#define USBPHY_TX_SET_D_CAL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_SET_D_CAL_SHIFT)) & USBPHY_TX_SET_D_CAL_MASK)
#define USBPHY_TX_SET_D_CAL USBPHY_TX_SET_D_CAL_MASK
#define USBPHY_TX_SET_TXCAL45DM_MASK (0xF00U)
#define USBPHY_TX_SET_TXCAL45DM_SHIFT (8U)
#define USBPHY_TX_SET_TXCAL45DM_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_SET_TXCAL45DM_SHIFT)) & USBPHY_TX_SET_TXCAL45DM_MASK)
#define USBPHY_TX_SET_TXCAL45DM USBPHY_TX_SET_TXCAL45DM_MASK
#define USBPHY_TX_SET_TXCAL45DP_MASK (0xF0000U)
#define USBPHY_TX_SET_TXCAL45DP_SHIFT (16U)
#define USBPHY_TX_SET_TXCAL45DP_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_SET_TXCAL45DP_SHIFT)) & USBPHY_TX_SET_TXCAL45DP_MASK)
#define USBPHY_TX_SET_TXCAL45DP USBPHY_TX_SET_TXCAL45DP_MASK
#define USBPHY_TX_SET_USBPHY_TX_EDGECTRL_MASK (0x1C000000U)
#define USBPHY_TX_SET_USBPHY_TX_EDGECTRL_SHIFT (26U)
#define USBPHY_TX_SET_USBPHY_TX_EDGECTRL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_SET_USBPHY_TX_EDGECTRL_SHIFT)) & USBPHY_TX_SET_USBPHY_TX_EDGECTRL_MASK)
#define USBPHY_TX_SET_USBPHY_TX_EDGECTRL USBPHY_TX_SET_USBPHY_TX_EDGECTRL_MASK
/*! @name TX_CLR - USB PHY Transmitter Control Register */
#define USBPHY_TX_CLR_D_CAL_MASK (0xFU)
#define USBPHY_TX_CLR_D_CAL_SHIFT (0U)
#define USBPHY_TX_CLR_D_CAL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_CLR_D_CAL_SHIFT)) & USBPHY_TX_CLR_D_CAL_MASK)
#define USBPHY_TX_CLR_D_CAL USBPHY_TX_CLR_D_CAL_MASK
#define USBPHY_TX_CLR_TXCAL45DM_MASK (0xF00U)
#define USBPHY_TX_CLR_TXCAL45DM_SHIFT (8U)
#define USBPHY_TX_CLR_TXCAL45DM_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_CLR_TXCAL45DM_SHIFT)) & USBPHY_TX_CLR_TXCAL45DM_MASK)
#define USBPHY_TX_CLR_TXCAL45DM USBPHY_TX_CLR_TXCAL45DM_MASK
#define USBPHY_TX_CLR_TXCAL45DP_MASK (0xF0000U)
#define USBPHY_TX_CLR_TXCAL45DP_SHIFT (16U)
#define USBPHY_TX_CLR_TXCAL45DP_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_CLR_TXCAL45DP_SHIFT)) & USBPHY_TX_CLR_TXCAL45DP_MASK)
#define USBPHY_TX_CLR_TXCAL45DP USBPHY_TX_CLR_TXCAL45DP_MASK
#define USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_MASK (0x1C000000U)
#define USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_SHIFT (26U)
#define USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_SHIFT)) & USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_MASK)
#define USBPHY_TX_CLR_USBPHY_TX_EDGECTRL USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_MASK
/*! @name TX_TOG - USB PHY Transmitter Control Register */
#define USBPHY_TX_TOG_D_CAL_MASK (0xFU)
#define USBPHY_TX_TOG_D_CAL_SHIFT (0U)
#define USBPHY_TX_TOG_D_CAL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_TOG_D_CAL_SHIFT)) & USBPHY_TX_TOG_D_CAL_MASK)
#define USBPHY_TX_TOG_D_CAL USBPHY_TX_TOG_D_CAL_MASK
#define USBPHY_TX_TOG_TXCAL45DM_MASK (0xF00U)
#define USBPHY_TX_TOG_TXCAL45DM_SHIFT (8U)
#define USBPHY_TX_TOG_TXCAL45DM_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_TOG_TXCAL45DM_SHIFT)) & USBPHY_TX_TOG_TXCAL45DM_MASK)
#define USBPHY_TX_TOG_TXCAL45DM USBPHY_TX_TOG_TXCAL45DM_MASK
#define USBPHY_TX_TOG_TXCAL45DP_MASK (0xF0000U)
#define USBPHY_TX_TOG_TXCAL45DP_SHIFT (16U)
#define USBPHY_TX_TOG_TXCAL45DP_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_TOG_TXCAL45DP_SHIFT)) & USBPHY_TX_TOG_TXCAL45DP_MASK)
#define USBPHY_TX_TOG_TXCAL45DP USBPHY_TX_TOG_TXCAL45DP_MASK
#define USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_MASK (0x1C000000U)
#define USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_SHIFT (26U)
#define USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_SHIFT)) & USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_MASK)
#define USBPHY_TX_TOG_USBPHY_TX_EDGECTRL USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_MASK
/*! @name RX - USB PHY Receiver Control Register */
#define USBPHY_RX_ENVADJ_MASK (0x7U)
#define USBPHY_RX_ENVADJ_SHIFT (0U)
#define USBPHY_RX_ENVADJ_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_ENVADJ_SHIFT)) & USBPHY_RX_ENVADJ_MASK)
#define USBPHY_RX_ENVADJ USBPHY_RX_ENVADJ_MASK
#define USBPHY_RX_DISCONADJ_MASK (0x70U)
#define USBPHY_RX_DISCONADJ_SHIFT (4U)
#define USBPHY_RX_DISCONADJ_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_DISCONADJ_SHIFT)) & USBPHY_RX_DISCONADJ_MASK)
#define USBPHY_RX_DISCONADJ USBPHY_RX_DISCONADJ_MASK
#define USBPHY_RX_RXDBYPASS_MASK (0x400000U)
#define USBPHY_RX_RXDBYPASS_SHIFT (22U)
#define USBPHY_RX_RXDBYPASS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_RXDBYPASS_SHIFT)) & USBPHY_RX_RXDBYPASS_MASK)
#define USBPHY_RX_RXDBYPASS USBPHY_RX_RXDBYPASS_MASK
/*! @name RX_SET - USB PHY Receiver Control Register */
#define USBPHY_RX_SET_ENVADJ_MASK (0x7U)
#define USBPHY_RX_SET_ENVADJ_SHIFT (0U)
#define USBPHY_RX_SET_ENVADJ_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_SET_ENVADJ_SHIFT)) & USBPHY_RX_SET_ENVADJ_MASK)
#define USBPHY_RX_SET_ENVADJ USBPHY_RX_SET_ENVADJ_MASK
#define USBPHY_RX_SET_DISCONADJ_MASK (0x70U)
#define USBPHY_RX_SET_DISCONADJ_SHIFT (4U)
#define USBPHY_RX_SET_DISCONADJ_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_SET_DISCONADJ_SHIFT)) & USBPHY_RX_SET_DISCONADJ_MASK)
#define USBPHY_RX_SET_DISCONADJ USBPHY_RX_SET_DISCONADJ_MASK
#define USBPHY_RX_SET_RXDBYPASS_MASK (0x400000U)
#define USBPHY_RX_SET_RXDBYPASS_SHIFT (22U)
#define USBPHY_RX_SET_RXDBYPASS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_SET_RXDBYPASS_SHIFT)) & USBPHY_RX_SET_RXDBYPASS_MASK)
#define USBPHY_RX_SET_RXDBYPASS USBPHY_RX_SET_RXDBYPASS_MASK
/*! @name RX_CLR - USB PHY Receiver Control Register */
#define USBPHY_RX_CLR_ENVADJ_MASK (0x7U)
#define USBPHY_RX_CLR_ENVADJ_SHIFT (0U)
#define USBPHY_RX_CLR_ENVADJ_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_CLR_ENVADJ_SHIFT)) & USBPHY_RX_CLR_ENVADJ_MASK)
#define USBPHY_RX_CLR_ENVADJ USBPHY_RX_CLR_ENVADJ_MASK
#define USBPHY_RX_CLR_DISCONADJ_MASK (0x70U)
#define USBPHY_RX_CLR_DISCONADJ_SHIFT (4U)
#define USBPHY_RX_CLR_DISCONADJ_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_CLR_DISCONADJ_SHIFT)) & USBPHY_RX_CLR_DISCONADJ_MASK)
#define USBPHY_RX_CLR_DISCONADJ USBPHY_RX_CLR_DISCONADJ_MASK
#define USBPHY_RX_CLR_RXDBYPASS_MASK (0x400000U)
#define USBPHY_RX_CLR_RXDBYPASS_SHIFT (22U)
#define USBPHY_RX_CLR_RXDBYPASS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_CLR_RXDBYPASS_SHIFT)) & USBPHY_RX_CLR_RXDBYPASS_MASK)
#define USBPHY_RX_CLR_RXDBYPASS USBPHY_RX_CLR_RXDBYPASS_MASK
/*! @name RX_TOG - USB PHY Receiver Control Register */
#define USBPHY_RX_TOG_ENVADJ_MASK (0x7U)
#define USBPHY_RX_TOG_ENVADJ_SHIFT (0U)
#define USBPHY_RX_TOG_ENVADJ_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_TOG_ENVADJ_SHIFT)) & USBPHY_RX_TOG_ENVADJ_MASK)
#define USBPHY_RX_TOG_ENVADJ USBPHY_RX_TOG_ENVADJ_MASK
#define USBPHY_RX_TOG_DISCONADJ_MASK (0x70U)
#define USBPHY_RX_TOG_DISCONADJ_SHIFT (4U)
#define USBPHY_RX_TOG_DISCONADJ_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_TOG_DISCONADJ_SHIFT)) & USBPHY_RX_TOG_DISCONADJ_MASK)
#define USBPHY_RX_TOG_DISCONADJ USBPHY_RX_TOG_DISCONADJ_MASK
#define USBPHY_RX_TOG_RXDBYPASS_MASK (0x400000U)
#define USBPHY_RX_TOG_RXDBYPASS_SHIFT (22U)
#define USBPHY_RX_TOG_RXDBYPASS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_TOG_RXDBYPASS_SHIFT)) & USBPHY_RX_TOG_RXDBYPASS_MASK)
#define USBPHY_RX_TOG_RXDBYPASS USBPHY_RX_TOG_RXDBYPASS_MASK
/*! @name CTRL - USB PHY General Control Register */
#define USBPHY_CTRL_ENHOSTDISCONDETECT_MASK (0x2U)
#define USBPHY_CTRL_ENHOSTDISCONDETECT_SHIFT (1U)
#define USBPHY_CTRL_ENHOSTDISCONDETECT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENHOSTDISCONDETECT_SHIFT)) & USBPHY_CTRL_ENHOSTDISCONDETECT_MASK)
#define USBPHY_CTRL_ENHOSTDISCONDETECT USBPHY_CTRL_ENHOSTDISCONDETECT_MASK
#define USBPHY_CTRL_HOSTDISCONDETECT_IRQ_MASK (0x8U)
#define USBPHY_CTRL_HOSTDISCONDETECT_IRQ_SHIFT (3U)
#define USBPHY_CTRL_HOSTDISCONDETECT_IRQ_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_HOSTDISCONDETECT_IRQ_SHIFT)) & USBPHY_CTRL_HOSTDISCONDETECT_IRQ_MASK)
#define USBPHY_CTRL_HOSTDISCONDETECT_IRQ USBPHY_CTRL_HOSTDISCONDETECT_IRQ_MASK
#define USBPHY_CTRL_ENDEVPLUGINDET_MASK (0x10U)
#define USBPHY_CTRL_ENDEVPLUGINDET_SHIFT (4U)
#define USBPHY_CTRL_ENDEVPLUGINDET_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENDEVPLUGINDET_SHIFT)) & USBPHY_CTRL_ENDEVPLUGINDET_MASK)
#define USBPHY_CTRL_ENDEVPLUGINDET USBPHY_CTRL_ENDEVPLUGINDET_MASK
#define USBPHY_CTRL_DEVPLUGIN_IRQ_MASK (0x1000U)
#define USBPHY_CTRL_DEVPLUGIN_IRQ_SHIFT (12U)
#define USBPHY_CTRL_DEVPLUGIN_IRQ_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_DEVPLUGIN_IRQ_SHIFT)) & USBPHY_CTRL_DEVPLUGIN_IRQ_MASK)
#define USBPHY_CTRL_DEVPLUGIN_IRQ USBPHY_CTRL_DEVPLUGIN_IRQ_MASK
#define USBPHY_CTRL_ENUTMILEVEL2_MASK (0x4000U)
#define USBPHY_CTRL_ENUTMILEVEL2_SHIFT (14U)
#define USBPHY_CTRL_ENUTMILEVEL2_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENUTMILEVEL2_SHIFT)) & USBPHY_CTRL_ENUTMILEVEL2_MASK)
#define USBPHY_CTRL_ENUTMILEVEL2 USBPHY_CTRL_ENUTMILEVEL2_MASK
#define USBPHY_CTRL_ENUTMILEVEL3_MASK (0x8000U)
#define USBPHY_CTRL_ENUTMILEVEL3_SHIFT (15U)
#define USBPHY_CTRL_ENUTMILEVEL3_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENUTMILEVEL3_SHIFT)) & USBPHY_CTRL_ENUTMILEVEL3_MASK)
#define USBPHY_CTRL_ENUTMILEVEL3 USBPHY_CTRL_ENUTMILEVEL3_MASK
#define USBPHY_CTRL_AUTORESUME_EN_MASK (0x40000U)
#define USBPHY_CTRL_AUTORESUME_EN_SHIFT (18U)
#define USBPHY_CTRL_AUTORESUME_EN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_AUTORESUME_EN_SHIFT)) & USBPHY_CTRL_AUTORESUME_EN_MASK)
#define USBPHY_CTRL_AUTORESUME_EN USBPHY_CTRL_AUTORESUME_EN_MASK
#define USBPHY_CTRL_ENAUTOCLR_CLKGATE_MASK (0x80000U)
#define USBPHY_CTRL_ENAUTOCLR_CLKGATE_SHIFT (19U)
#define USBPHY_CTRL_ENAUTOCLR_CLKGATE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENAUTOCLR_CLKGATE_SHIFT)) & USBPHY_CTRL_ENAUTOCLR_CLKGATE_MASK)
#define USBPHY_CTRL_ENAUTOCLR_CLKGATE USBPHY_CTRL_ENAUTOCLR_CLKGATE_MASK
#define USBPHY_CTRL_ENAUTOCLR_PHY_PWD_MASK (0x100000U)
#define USBPHY_CTRL_ENAUTOCLR_PHY_PWD_SHIFT (20U)
#define USBPHY_CTRL_ENAUTOCLR_PHY_PWD_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENAUTOCLR_PHY_PWD_SHIFT)) & USBPHY_CTRL_ENAUTOCLR_PHY_PWD_MASK)
#define USBPHY_CTRL_ENAUTOCLR_PHY_PWD USBPHY_CTRL_ENAUTOCLR_PHY_PWD_MASK
#define USBPHY_CTRL_FSDLL_RST_EN_MASK (0x1000000U)
#define USBPHY_CTRL_FSDLL_RST_EN_SHIFT (24U)
#define USBPHY_CTRL_FSDLL_RST_EN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_FSDLL_RST_EN_SHIFT)) & USBPHY_CTRL_FSDLL_RST_EN_MASK)
#define USBPHY_CTRL_FSDLL_RST_EN USBPHY_CTRL_FSDLL_RST_EN_MASK
#define USBPHY_CTRL_OTG_ID_VALUE_MASK (0x8000000U)
#define USBPHY_CTRL_OTG_ID_VALUE_SHIFT (27U)
#define USBPHY_CTRL_OTG_ID_VALUE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_OTG_ID_VALUE_SHIFT)) & USBPHY_CTRL_OTG_ID_VALUE_MASK)
#define USBPHY_CTRL_OTG_ID_VALUE USBPHY_CTRL_OTG_ID_VALUE_MASK
#define USBPHY_CTRL_HOST_FORCE_LS_SE0_MASK (0x10000000U)
#define USBPHY_CTRL_HOST_FORCE_LS_SE0_SHIFT (28U)
#define USBPHY_CTRL_HOST_FORCE_LS_SE0_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_HOST_FORCE_LS_SE0_SHIFT)) & USBPHY_CTRL_HOST_FORCE_LS_SE0_MASK)
#define USBPHY_CTRL_HOST_FORCE_LS_SE0 USBPHY_CTRL_HOST_FORCE_LS_SE0_MASK
#define USBPHY_CTRL_UTMI_SUSPENDM_MASK (0x20000000U)
#define USBPHY_CTRL_UTMI_SUSPENDM_SHIFT (29U)
#define USBPHY_CTRL_UTMI_SUSPENDM_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_UTMI_SUSPENDM_SHIFT)) & USBPHY_CTRL_UTMI_SUSPENDM_MASK)
#define USBPHY_CTRL_UTMI_SUSPENDM USBPHY_CTRL_UTMI_SUSPENDM_MASK
#define USBPHY_CTRL_CLKGATE_MASK (0x40000000U)
#define USBPHY_CTRL_CLKGATE_SHIFT (30U)
#define USBPHY_CTRL_CLKGATE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLKGATE_SHIFT)) & USBPHY_CTRL_CLKGATE_MASK)
#define USBPHY_CTRL_CLKGATE USBPHY_CTRL_CLKGATE_MASK
#define USBPHY_CTRL_SFTRST_MASK (0x80000000U)
#define USBPHY_CTRL_SFTRST_SHIFT (31U)
#define USBPHY_CTRL_SFTRST_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SFTRST_SHIFT)) & USBPHY_CTRL_SFTRST_MASK)
#define USBPHY_CTRL_SFTRST USBPHY_CTRL_SFTRST_MASK
/*! @name CTRL_SET - USB PHY General Control Register */
#define USBPHY_CTRL_SET_ENHOSTDISCONDETECT_MASK (0x2U)
#define USBPHY_CTRL_SET_ENHOSTDISCONDETECT_SHIFT (1U)
#define USBPHY_CTRL_SET_ENHOSTDISCONDETECT_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENHOSTDISCONDETECT_SHIFT)) & USBPHY_CTRL_SET_ENHOSTDISCONDETECT_MASK)
#define USBPHY_CTRL_SET_ENHOSTDISCONDETECT USBPHY_CTRL_SET_ENHOSTDISCONDETECT_MASK
#define USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ_MASK (0x8U)
#define USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ_SHIFT (3U)
#define USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ_SHIFT)) & USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ_MASK)
#define USBPHY_CTRL_SET_ENDEVPLUGINDET_MASK (0x10U)
#define USBPHY_CTRL_SET_ENDEVPLUGINDET_SHIFT (4U)
#define USBPHY_CTRL_SET_ENDEVPLUGINDET_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENDEVPLUGINDET_SHIFT)) & USBPHY_CTRL_SET_ENDEVPLUGINDET_MASK)
#define USBPHY_CTRL_SET_ENDEVPLUGINDET USBPHY_CTRL_SET_ENDEVPLUGINDET_MASK
#define USBPHY_CTRL_SET_DEVPLUGIN_IRQ_MASK (0x1000U)
#define USBPHY_CTRL_SET_DEVPLUGIN_IRQ_SHIFT (12U)
#define USBPHY_CTRL_SET_DEVPLUGIN_IRQ_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_DEVPLUGIN_IRQ_SHIFT)) & USBPHY_CTRL_SET_DEVPLUGIN_IRQ_MASK)
#define USBPHY_CTRL_SET_DEVPLUGIN_IRQ USBPHY_CTRL_SET_DEVPLUGIN_IRQ_MASK
#define USBPHY_CTRL_SET_ENUTMILEVEL2_MASK (0x4000U)
#define USBPHY_CTRL_SET_ENUTMILEVEL2_SHIFT (14U)
#define USBPHY_CTRL_SET_ENUTMILEVEL2_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENUTMILEVEL2_SHIFT)) & USBPHY_CTRL_SET_ENUTMILEVEL2_MASK)
#define USBPHY_CTRL_SET_ENUTMILEVEL2 USBPHY_CTRL_SET_ENUTMILEVEL2_MASK
#define USBPHY_CTRL_SET_ENUTMILEVEL3_MASK (0x8000U)
#define USBPHY_CTRL_SET_ENUTMILEVEL3_SHIFT (15U)
#define USBPHY_CTRL_SET_ENUTMILEVEL3_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENUTMILEVEL3_SHIFT)) & USBPHY_CTRL_SET_ENUTMILEVEL3_MASK)
#define USBPHY_CTRL_SET_ENUTMILEVEL3 USBPHY_CTRL_SET_ENUTMILEVEL3_MASK
#define USBPHY_CTRL_SET_AUTORESUME_EN_MASK (0x40000U)
#define USBPHY_CTRL_SET_AUTORESUME_EN_SHIFT (18U)
#define USBPHY_CTRL_SET_AUTORESUME_EN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_AUTORESUME_EN_SHIFT)) & USBPHY_CTRL_SET_AUTORESUME_EN_MASK)
#define USBPHY_CTRL_SET_AUTORESUME_EN USBPHY_CTRL_SET_AUTORESUME_EN_MASK
#define USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_MASK (0x80000U)
#define USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_SHIFT (19U)
#define USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_SHIFT)) & USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_MASK)
#define USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_MASK
#define USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_MASK (0x100000U)
#define USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_SHIFT (20U)
#define USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_SHIFT)) & USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_MASK)
#define USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_MASK
#define USBPHY_CTRL_SET_FSDLL_RST_EN_MASK (0x1000000U)
#define USBPHY_CTRL_SET_FSDLL_RST_EN_SHIFT (24U)
#define USBPHY_CTRL_SET_FSDLL_RST_EN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_FSDLL_RST_EN_SHIFT)) & USBPHY_CTRL_SET_FSDLL_RST_EN_MASK)
#define USBPHY_CTRL_SET_FSDLL_RST_EN USBPHY_CTRL_SET_FSDLL_RST_EN_MASK
#define USBPHY_CTRL_SET_OTG_ID_VALUE_MASK (0x8000000U)
#define USBPHY_CTRL_SET_OTG_ID_VALUE_SHIFT (27U)
#define USBPHY_CTRL_SET_OTG_ID_VALUE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_OTG_ID_VALUE_SHIFT)) & USBPHY_CTRL_SET_OTG_ID_VALUE_MASK)
#define USBPHY_CTRL_SET_OTG_ID_VALUE USBPHY_CTRL_SET_OTG_ID_VALUE_MASK
#define USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_MASK (0x10000000U)
#define USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_SHIFT (28U)
#define USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_SHIFT)) & USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_MASK)
#define USBPHY_CTRL_SET_HOST_FORCE_LS_SE0 USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_MASK
#define USBPHY_CTRL_SET_UTMI_SUSPENDM_MASK (0x20000000U)
#define USBPHY_CTRL_SET_UTMI_SUSPENDM_SHIFT (29U)
#define USBPHY_CTRL_SET_UTMI_SUSPENDM_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_UTMI_SUSPENDM_SHIFT)) & USBPHY_CTRL_SET_UTMI_SUSPENDM_MASK)
#define USBPHY_CTRL_SET_UTMI_SUSPENDM USBPHY_CTRL_SET_UTMI_SUSPENDM_MASK
#define USBPHY_CTRL_SET_CLKGATE_MASK (0x40000000U)
#define USBPHY_CTRL_SET_CLKGATE_SHIFT (30U)
#define USBPHY_CTRL_SET_CLKGATE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_CLKGATE_SHIFT)) & USBPHY_CTRL_SET_CLKGATE_MASK)
#define USBPHY_CTRL_SET_CLKGATE USBPHY_CTRL_SET_CLKGATE_MASK
#define USBPHY_CTRL_SET_SFTRST_MASK (0x80000000U)
#define USBPHY_CTRL_SET_SFTRST_SHIFT (31U)
#define USBPHY_CTRL_SET_SFTRST_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_SFTRST_SHIFT)) & USBPHY_CTRL_SET_SFTRST_MASK)
#define USBPHY_CTRL_SET_SFTRST USBPHY_CTRL_SET_SFTRST_MASK
/*! @name CTRL_CLR - USB PHY General Control Register */
#define USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_MASK (0x2U)
#define USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_SHIFT (1U)
#define USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_SHIFT)) & USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_MASK)
#define USBPHY_CTRL_CLR_ENHOSTDISCONDETECT USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_MASK
#define USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ_MASK (0x8U)
#define USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ_SHIFT (3U)
#define USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ_SHIFT)) & USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ_MASK)
#define USBPHY_CTRL_CLR_ENDEVPLUGINDET_MASK (0x10U)
#define USBPHY_CTRL_CLR_ENDEVPLUGINDET_SHIFT (4U)
#define USBPHY_CTRL_CLR_ENDEVPLUGINDET_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENDEVPLUGINDET_SHIFT)) & USBPHY_CTRL_CLR_ENDEVPLUGINDET_MASK)
#define USBPHY_CTRL_CLR_ENDEVPLUGINDET USBPHY_CTRL_CLR_ENDEVPLUGINDET_MASK
#define USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_MASK (0x1000U)
#define USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_SHIFT (12U)
#define USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_SHIFT)) & USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_MASK)
#define USBPHY_CTRL_CLR_DEVPLUGIN_IRQ USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_MASK
#define USBPHY_CTRL_CLR_ENUTMILEVEL2_MASK (0x4000U)
#define USBPHY_CTRL_CLR_ENUTMILEVEL2_SHIFT (14U)
#define USBPHY_CTRL_CLR_ENUTMILEVEL2_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENUTMILEVEL2_SHIFT)) & USBPHY_CTRL_CLR_ENUTMILEVEL2_MASK)
#define USBPHY_CTRL_CLR_ENUTMILEVEL2 USBPHY_CTRL_CLR_ENUTMILEVEL2_MASK
#define USBPHY_CTRL_CLR_ENUTMILEVEL3_MASK (0x8000U)
#define USBPHY_CTRL_CLR_ENUTMILEVEL3_SHIFT (15U)
#define USBPHY_CTRL_CLR_ENUTMILEVEL3_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENUTMILEVEL3_SHIFT)) & USBPHY_CTRL_CLR_ENUTMILEVEL3_MASK)
#define USBPHY_CTRL_CLR_ENUTMILEVEL3 USBPHY_CTRL_CLR_ENUTMILEVEL3_MASK
#define USBPHY_CTRL_CLR_AUTORESUME_EN_MASK (0x40000U)
#define USBPHY_CTRL_CLR_AUTORESUME_EN_SHIFT (18U)
#define USBPHY_CTRL_CLR_AUTORESUME_EN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_AUTORESUME_EN_SHIFT)) & USBPHY_CTRL_CLR_AUTORESUME_EN_MASK)
#define USBPHY_CTRL_CLR_AUTORESUME_EN USBPHY_CTRL_CLR_AUTORESUME_EN_MASK
#define USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_MASK (0x80000U)
#define USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_SHIFT (19U)
#define USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_SHIFT)) & USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_MASK)
#define USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_MASK
#define USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_MASK (0x100000U)
#define USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_SHIFT (20U)
#define USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_SHIFT)) & USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_MASK)
#define USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_MASK
#define USBPHY_CTRL_CLR_FSDLL_RST_EN_MASK (0x1000000U)
#define USBPHY_CTRL_CLR_FSDLL_RST_EN_SHIFT (24U)
#define USBPHY_CTRL_CLR_FSDLL_RST_EN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_FSDLL_RST_EN_SHIFT)) & USBPHY_CTRL_CLR_FSDLL_RST_EN_MASK)
#define USBPHY_CTRL_CLR_FSDLL_RST_EN USBPHY_CTRL_CLR_FSDLL_RST_EN_MASK
#define USBPHY_CTRL_CLR_OTG_ID_VALUE_MASK (0x8000000U)
#define USBPHY_CTRL_CLR_OTG_ID_VALUE_SHIFT (27U)
#define USBPHY_CTRL_CLR_OTG_ID_VALUE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_OTG_ID_VALUE_SHIFT)) & USBPHY_CTRL_CLR_OTG_ID_VALUE_MASK)
#define USBPHY_CTRL_CLR_OTG_ID_VALUE USBPHY_CTRL_CLR_OTG_ID_VALUE_MASK
#define USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_MASK (0x10000000U)
#define USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_SHIFT (28U)
#define USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_SHIFT)) & USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_MASK)
#define USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0 USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_MASK
#define USBPHY_CTRL_CLR_UTMI_SUSPENDM_MASK (0x20000000U)
#define USBPHY_CTRL_CLR_UTMI_SUSPENDM_SHIFT (29U)
#define USBPHY_CTRL_CLR_UTMI_SUSPENDM_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_UTMI_SUSPENDM_SHIFT)) & USBPHY_CTRL_CLR_UTMI_SUSPENDM_MASK)
#define USBPHY_CTRL_CLR_UTMI_SUSPENDM USBPHY_CTRL_CLR_UTMI_SUSPENDM_MASK
#define USBPHY_CTRL_CLR_CLKGATE_MASK (0x40000000U)
#define USBPHY_CTRL_CLR_CLKGATE_SHIFT (30U)
#define USBPHY_CTRL_CLR_CLKGATE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_CLKGATE_SHIFT)) & USBPHY_CTRL_CLR_CLKGATE_MASK)
#define USBPHY_CTRL_CLR_CLKGATE USBPHY_CTRL_CLR_CLKGATE_MASK
#define USBPHY_CTRL_CLR_SFTRST_MASK (0x80000000U)
#define USBPHY_CTRL_CLR_SFTRST_SHIFT (31U)
#define USBPHY_CTRL_CLR_SFTRST_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_SFTRST_SHIFT)) & USBPHY_CTRL_CLR_SFTRST_MASK)
#define USBPHY_CTRL_CLR_SFTRST USBPHY_CTRL_CLR_SFTRST_MASK
/*! @name CTRL_TOG - USB PHY General Control Register */
#define USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_MASK (0x2U)
#define USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_SHIFT (1U)
#define USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_SHIFT)) & USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_MASK)
#define USBPHY_CTRL_TOG_ENHOSTDISCONDETECT USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_MASK
#define USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ_MASK (0x8U)
#define USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ_SHIFT (3U)
#define USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ_SHIFT)) & USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ_MASK)
#define USBPHY_CTRL_TOG_ENDEVPLUGINDET_MASK (0x10U)
#define USBPHY_CTRL_TOG_ENDEVPLUGINDET_SHIFT (4U)
#define USBPHY_CTRL_TOG_ENDEVPLUGINDET_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENDEVPLUGINDET_SHIFT)) & USBPHY_CTRL_TOG_ENDEVPLUGINDET_MASK)
#define USBPHY_CTRL_TOG_ENDEVPLUGINDET USBPHY_CTRL_TOG_ENDEVPLUGINDET_MASK
#define USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_MASK (0x1000U)
#define USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_SHIFT (12U)
#define USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_SHIFT)) & USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_MASK)
#define USBPHY_CTRL_TOG_DEVPLUGIN_IRQ USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_MASK
#define USBPHY_CTRL_TOG_ENUTMILEVEL2_MASK (0x4000U)
#define USBPHY_CTRL_TOG_ENUTMILEVEL2_SHIFT (14U)
#define USBPHY_CTRL_TOG_ENUTMILEVEL2_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENUTMILEVEL2_SHIFT)) & USBPHY_CTRL_TOG_ENUTMILEVEL2_MASK)
#define USBPHY_CTRL_TOG_ENUTMILEVEL2 USBPHY_CTRL_TOG_ENUTMILEVEL2_MASK
#define USBPHY_CTRL_TOG_ENUTMILEVEL3_MASK (0x8000U)
#define USBPHY_CTRL_TOG_ENUTMILEVEL3_SHIFT (15U)
#define USBPHY_CTRL_TOG_ENUTMILEVEL3_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENUTMILEVEL3_SHIFT)) & USBPHY_CTRL_TOG_ENUTMILEVEL3_MASK)
#define USBPHY_CTRL_TOG_ENUTMILEVEL3 USBPHY_CTRL_TOG_ENUTMILEVEL3_MASK
#define USBPHY_CTRL_TOG_AUTORESUME_EN_MASK (0x40000U)
#define USBPHY_CTRL_TOG_AUTORESUME_EN_SHIFT (18U)
#define USBPHY_CTRL_TOG_AUTORESUME_EN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_AUTORESUME_EN_SHIFT)) & USBPHY_CTRL_TOG_AUTORESUME_EN_MASK)
#define USBPHY_CTRL_TOG_AUTORESUME_EN USBPHY_CTRL_TOG_AUTORESUME_EN_MASK
#define USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_MASK (0x80000U)
#define USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_SHIFT (19U)
#define USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_SHIFT)) & USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_MASK)
#define USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_MASK
#define USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_MASK (0x100000U)
#define USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_SHIFT (20U)
#define USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_SHIFT)) & USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_MASK)
#define USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_MASK
#define USBPHY_CTRL_TOG_FSDLL_RST_EN_MASK (0x1000000U)
#define USBPHY_CTRL_TOG_FSDLL_RST_EN_SHIFT (24U)
#define USBPHY_CTRL_TOG_FSDLL_RST_EN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_FSDLL_RST_EN_SHIFT)) & USBPHY_CTRL_TOG_FSDLL_RST_EN_MASK)
#define USBPHY_CTRL_TOG_FSDLL_RST_EN USBPHY_CTRL_TOG_FSDLL_RST_EN_MASK
#define USBPHY_CTRL_TOG_OTG_ID_VALUE_MASK (0x8000000U)
#define USBPHY_CTRL_TOG_OTG_ID_VALUE_SHIFT (27U)
#define USBPHY_CTRL_TOG_OTG_ID_VALUE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_OTG_ID_VALUE_SHIFT)) & USBPHY_CTRL_TOG_OTG_ID_VALUE_MASK)
#define USBPHY_CTRL_TOG_OTG_ID_VALUE USBPHY_CTRL_TOG_OTG_ID_VALUE_MASK
#define USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_MASK (0x10000000U)
#define USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_SHIFT (28U)
#define USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_SHIFT)) & USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_MASK)
#define USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0 USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_MASK
#define USBPHY_CTRL_TOG_UTMI_SUSPENDM_MASK (0x20000000U)
#define USBPHY_CTRL_TOG_UTMI_SUSPENDM_SHIFT (29U)
#define USBPHY_CTRL_TOG_UTMI_SUSPENDM_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_UTMI_SUSPENDM_SHIFT)) & USBPHY_CTRL_TOG_UTMI_SUSPENDM_MASK)
#define USBPHY_CTRL_TOG_UTMI_SUSPENDM USBPHY_CTRL_TOG_UTMI_SUSPENDM_MASK
#define USBPHY_CTRL_TOG_CLKGATE_MASK (0x40000000U)
#define USBPHY_CTRL_TOG_CLKGATE_SHIFT (30U)
#define USBPHY_CTRL_TOG_CLKGATE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_CLKGATE_SHIFT)) & USBPHY_CTRL_TOG_CLKGATE_MASK)
#define USBPHY_CTRL_TOG_CLKGATE USBPHY_CTRL_TOG_CLKGATE_MASK
#define USBPHY_CTRL_TOG_SFTRST_MASK (0x80000000U)
#define USBPHY_CTRL_TOG_SFTRST_SHIFT (31U)
#define USBPHY_CTRL_TOG_SFTRST_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_SFTRST_SHIFT)) & USBPHY_CTRL_TOG_SFTRST_MASK)
#define USBPHY_CTRL_TOG_SFTRST USBPHY_CTRL_TOG_SFTRST_MASK
/*! @name STATUS - USB PHY Status Register */
#define USBPHY_STATUS_HOSTDISCONDETECT_STATUS_MASK (0x8U)
#define USBPHY_STATUS_HOSTDISCONDETECT_STATUS_SHIFT (3U)
#define USBPHY_STATUS_HOSTDISCONDETECT_STATUS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_STATUS_HOSTDISCONDETECT_STATUS_SHIFT)) & USBPHY_STATUS_HOSTDISCONDETECT_STATUS_MASK)
#define USBPHY_STATUS_DEVPLUGIN_STATUS_MASK (0x40U)
#define USBPHY_STATUS_DEVPLUGIN_STATUS_SHIFT (6U)
#define USBPHY_STATUS_DEVPLUGIN_STATUS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_STATUS_DEVPLUGIN_STATUS_SHIFT)) & USBPHY_STATUS_DEVPLUGIN_STATUS_MASK)
#define USBPHY_STATUS_DEVPLUGIN_STATUS USBPHY_STATUS_DEVPLUGIN_STATUS_MASK
#define USBPHY_STATUS_OTGID_STATUS_MASK (0x100U)
#define USBPHY_STATUS_OTGID_STATUS_SHIFT (8U)
#define USBPHY_STATUS_OTGID_STATUS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_STATUS_OTGID_STATUS_SHIFT)) & USBPHY_STATUS_OTGID_STATUS_MASK)
#define USBPHY_STATUS_OTGID_STATUS USBPHY_STATUS_OTGID_STATUS_MASK
#define USBPHY_STATUS_RESUME_STATUS_MASK (0x400U)
#define USBPHY_STATUS_RESUME_STATUS_SHIFT (10U)
#define USBPHY_STATUS_RESUME_STATUS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_STATUS_RESUME_STATUS_SHIFT)) & USBPHY_STATUS_RESUME_STATUS_MASK)
#define USBPHY_STATUS_RESUME_STATUS USBPHY_STATUS_RESUME_STATUS_MASK
/*! @name DEBUG - USB PHY Debug Register */
#define USBPHY_DEBUG_OTGIDPIOLOCK_MASK (0x1U)
#define USBPHY_DEBUG_OTGIDPIOLOCK_SHIFT (0U)
#define USBPHY_DEBUG_OTGIDPIOLOCK_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_OTGIDPIOLOCK_SHIFT)) & USBPHY_DEBUG_OTGIDPIOLOCK_MASK)
#define USBPHY_DEBUG_OTGIDPIOLOCK USBPHY_DEBUG_OTGIDPIOLOCK_MASK
#define USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_MASK (0x2U)
#define USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_SHIFT (1U)
#define USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_SHIFT)) & USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_MASK)
#define USBPHY_DEBUG_DEBUG_INTERFACE_HOLD USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_MASK
#define USBPHY_DEBUG_HSTPULLDOWN_MASK (0xCU)
#define USBPHY_DEBUG_HSTPULLDOWN_SHIFT (2U)
#define USBPHY_DEBUG_HSTPULLDOWN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_HSTPULLDOWN_SHIFT)) & USBPHY_DEBUG_HSTPULLDOWN_MASK)
#define USBPHY_DEBUG_HSTPULLDOWN USBPHY_DEBUG_HSTPULLDOWN_MASK
#define USBPHY_DEBUG_ENHSTPULLDOWN_MASK (0x30U)
#define USBPHY_DEBUG_ENHSTPULLDOWN_SHIFT (4U)
#define USBPHY_DEBUG_ENHSTPULLDOWN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_ENHSTPULLDOWN_SHIFT)) & USBPHY_DEBUG_ENHSTPULLDOWN_MASK)
#define USBPHY_DEBUG_ENHSTPULLDOWN USBPHY_DEBUG_ENHSTPULLDOWN_MASK
#define USBPHY_DEBUG_TX2RXCOUNT_MASK (0xF00U)
#define USBPHY_DEBUG_TX2RXCOUNT_SHIFT (8U)
#define USBPHY_DEBUG_TX2RXCOUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TX2RXCOUNT_SHIFT)) & USBPHY_DEBUG_TX2RXCOUNT_MASK)
#define USBPHY_DEBUG_TX2RXCOUNT USBPHY_DEBUG_TX2RXCOUNT_MASK
#define USBPHY_DEBUG_ENTX2RXCOUNT_MASK (0x1000U)
#define USBPHY_DEBUG_ENTX2RXCOUNT_SHIFT (12U)
#define USBPHY_DEBUG_ENTX2RXCOUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_ENTX2RXCOUNT_SHIFT)) & USBPHY_DEBUG_ENTX2RXCOUNT_MASK)
#define USBPHY_DEBUG_ENTX2RXCOUNT USBPHY_DEBUG_ENTX2RXCOUNT_MASK
#define USBPHY_DEBUG_SQUELCHRESETCOUNT_MASK (0x1F0000U)
#define USBPHY_DEBUG_SQUELCHRESETCOUNT_SHIFT (16U)
#define USBPHY_DEBUG_SQUELCHRESETCOUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SQUELCHRESETCOUNT_SHIFT)) & USBPHY_DEBUG_SQUELCHRESETCOUNT_MASK)
#define USBPHY_DEBUG_SQUELCHRESETCOUNT USBPHY_DEBUG_SQUELCHRESETCOUNT_MASK
#define USBPHY_DEBUG_ENSQUELCHRESET_MASK (0x1000000U)
#define USBPHY_DEBUG_ENSQUELCHRESET_SHIFT (24U)
#define USBPHY_DEBUG_ENSQUELCHRESET_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_ENSQUELCHRESET_SHIFT)) & USBPHY_DEBUG_ENSQUELCHRESET_MASK)
#define USBPHY_DEBUG_ENSQUELCHRESET USBPHY_DEBUG_ENSQUELCHRESET_MASK
#define USBPHY_DEBUG_SQUELCHRESETLENGTH_MASK (0x1E000000U)
#define USBPHY_DEBUG_SQUELCHRESETLENGTH_SHIFT (25U)
#define USBPHY_DEBUG_SQUELCHRESETLENGTH_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SQUELCHRESETLENGTH_SHIFT)) & USBPHY_DEBUG_SQUELCHRESETLENGTH_MASK)
#define USBPHY_DEBUG_SQUELCHRESETLENGTH USBPHY_DEBUG_SQUELCHRESETLENGTH_MASK
#define USBPHY_DEBUG_HOST_RESUME_DEBUG_MASK (0x20000000U)
#define USBPHY_DEBUG_HOST_RESUME_DEBUG_SHIFT (29U)
#define USBPHY_DEBUG_HOST_RESUME_DEBUG_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_HOST_RESUME_DEBUG_SHIFT)) & USBPHY_DEBUG_HOST_RESUME_DEBUG_MASK)
#define USBPHY_DEBUG_HOST_RESUME_DEBUG USBPHY_DEBUG_HOST_RESUME_DEBUG_MASK
#define USBPHY_DEBUG_CLKGATE_MASK (0x40000000U)
#define USBPHY_DEBUG_CLKGATE_SHIFT (30U)
#define USBPHY_DEBUG_CLKGATE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLKGATE_SHIFT)) & USBPHY_DEBUG_CLKGATE_MASK)
#define USBPHY_DEBUG_CLKGATE USBPHY_DEBUG_CLKGATE_MASK
/*! @name DEBUG_SET - USB PHY Debug Register */
#define USBPHY_DEBUG_SET_OTGIDPIOLOCK_MASK (0x1U)
#define USBPHY_DEBUG_SET_OTGIDPIOLOCK_SHIFT (0U)
#define USBPHY_DEBUG_SET_OTGIDPIOLOCK_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_OTGIDPIOLOCK_SHIFT)) & USBPHY_DEBUG_SET_OTGIDPIOLOCK_MASK)
#define USBPHY_DEBUG_SET_OTGIDPIOLOCK USBPHY_DEBUG_SET_OTGIDPIOLOCK_MASK
#define USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD_MASK (0x2U)
#define USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD_SHIFT (1U)
#define USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD_SHIFT)) & USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD_MASK)
#define USBPHY_DEBUG_SET_HSTPULLDOWN_MASK (0xCU)
#define USBPHY_DEBUG_SET_HSTPULLDOWN_SHIFT (2U)
#define USBPHY_DEBUG_SET_HSTPULLDOWN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_HSTPULLDOWN_SHIFT)) & USBPHY_DEBUG_SET_HSTPULLDOWN_MASK)
#define USBPHY_DEBUG_SET_HSTPULLDOWN USBPHY_DEBUG_SET_HSTPULLDOWN_MASK
#define USBPHY_DEBUG_SET_ENHSTPULLDOWN_MASK (0x30U)
#define USBPHY_DEBUG_SET_ENHSTPULLDOWN_SHIFT (4U)
#define USBPHY_DEBUG_SET_ENHSTPULLDOWN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_ENHSTPULLDOWN_SHIFT)) & USBPHY_DEBUG_SET_ENHSTPULLDOWN_MASK)
#define USBPHY_DEBUG_SET_ENHSTPULLDOWN USBPHY_DEBUG_SET_ENHSTPULLDOWN_MASK
#define USBPHY_DEBUG_SET_TX2RXCOUNT_MASK (0xF00U)
#define USBPHY_DEBUG_SET_TX2RXCOUNT_SHIFT (8U)
#define USBPHY_DEBUG_SET_TX2RXCOUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_TX2RXCOUNT_SHIFT)) & USBPHY_DEBUG_SET_TX2RXCOUNT_MASK)
#define USBPHY_DEBUG_SET_TX2RXCOUNT USBPHY_DEBUG_SET_TX2RXCOUNT_MASK
#define USBPHY_DEBUG_SET_ENTX2RXCOUNT_MASK (0x1000U)
#define USBPHY_DEBUG_SET_ENTX2RXCOUNT_SHIFT (12U)
#define USBPHY_DEBUG_SET_ENTX2RXCOUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_ENTX2RXCOUNT_SHIFT)) & USBPHY_DEBUG_SET_ENTX2RXCOUNT_MASK)
#define USBPHY_DEBUG_SET_ENTX2RXCOUNT USBPHY_DEBUG_SET_ENTX2RXCOUNT_MASK
#define USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_MASK (0x1F0000U)
#define USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_SHIFT (16U)
#define USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_SHIFT)) & USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_MASK)
#define USBPHY_DEBUG_SET_SQUELCHRESETCOUNT USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_MASK
#define USBPHY_DEBUG_SET_ENSQUELCHRESET_MASK (0x1000000U)
#define USBPHY_DEBUG_SET_ENSQUELCHRESET_SHIFT (24U)
#define USBPHY_DEBUG_SET_ENSQUELCHRESET_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_ENSQUELCHRESET_SHIFT)) & USBPHY_DEBUG_SET_ENSQUELCHRESET_MASK)
#define USBPHY_DEBUG_SET_ENSQUELCHRESET USBPHY_DEBUG_SET_ENSQUELCHRESET_MASK
#define USBPHY_DEBUG_SET_SQUELCHRESETLENGTH_MASK (0x1E000000U)
#define USBPHY_DEBUG_SET_SQUELCHRESETLENGTH_SHIFT (25U)
#define USBPHY_DEBUG_SET_SQUELCHRESETLENGTH(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_SQUELCHRESETLENGTH_SHIFT)) & USBPHY_DEBUG_SET_SQUELCHRESETLENGTH_MASK)
#define USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_MASK (0x20000000U)
#define USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_SHIFT (29U)
#define USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_SHIFT)) & USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_MASK)
#define USBPHY_DEBUG_SET_HOST_RESUME_DEBUG USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_MASK
#define USBPHY_DEBUG_SET_CLKGATE_MASK (0x40000000U)
#define USBPHY_DEBUG_SET_CLKGATE_SHIFT (30U)
#define USBPHY_DEBUG_SET_CLKGATE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_CLKGATE_SHIFT)) & USBPHY_DEBUG_SET_CLKGATE_MASK)
#define USBPHY_DEBUG_SET_CLKGATE USBPHY_DEBUG_SET_CLKGATE_MASK
/*! @name DEBUG_CLR - USB PHY Debug Register */
#define USBPHY_DEBUG_CLR_OTGIDPIOLOCK_MASK (0x1U)
#define USBPHY_DEBUG_CLR_OTGIDPIOLOCK_SHIFT (0U)
#define USBPHY_DEBUG_CLR_OTGIDPIOLOCK_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_OTGIDPIOLOCK_SHIFT)) & USBPHY_DEBUG_CLR_OTGIDPIOLOCK_MASK)
#define USBPHY_DEBUG_CLR_OTGIDPIOLOCK USBPHY_DEBUG_CLR_OTGIDPIOLOCK_MASK
#define USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD_MASK (0x2U)
#define USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD_SHIFT (1U)
#define USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD_SHIFT)) & USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD_MASK)
#define USBPHY_DEBUG_CLR_HSTPULLDOWN_MASK (0xCU)
#define USBPHY_DEBUG_CLR_HSTPULLDOWN_SHIFT (2U)
#define USBPHY_DEBUG_CLR_HSTPULLDOWN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_HSTPULLDOWN_SHIFT)) & USBPHY_DEBUG_CLR_HSTPULLDOWN_MASK)
#define USBPHY_DEBUG_CLR_HSTPULLDOWN USBPHY_DEBUG_CLR_HSTPULLDOWN_MASK
#define USBPHY_DEBUG_CLR_ENHSTPULLDOWN_MASK (0x30U)
#define USBPHY_DEBUG_CLR_ENHSTPULLDOWN_SHIFT (4U)
#define USBPHY_DEBUG_CLR_ENHSTPULLDOWN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_ENHSTPULLDOWN_SHIFT)) & USBPHY_DEBUG_CLR_ENHSTPULLDOWN_MASK)
#define USBPHY_DEBUG_CLR_ENHSTPULLDOWN USBPHY_DEBUG_CLR_ENHSTPULLDOWN_MASK
#define USBPHY_DEBUG_CLR_TX2RXCOUNT_MASK (0xF00U)
#define USBPHY_DEBUG_CLR_TX2RXCOUNT_SHIFT (8U)
#define USBPHY_DEBUG_CLR_TX2RXCOUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_TX2RXCOUNT_SHIFT)) & USBPHY_DEBUG_CLR_TX2RXCOUNT_MASK)
#define USBPHY_DEBUG_CLR_TX2RXCOUNT USBPHY_DEBUG_CLR_TX2RXCOUNT_MASK
#define USBPHY_DEBUG_CLR_ENTX2RXCOUNT_MASK (0x1000U)
#define USBPHY_DEBUG_CLR_ENTX2RXCOUNT_SHIFT (12U)
#define USBPHY_DEBUG_CLR_ENTX2RXCOUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_ENTX2RXCOUNT_SHIFT)) & USBPHY_DEBUG_CLR_ENTX2RXCOUNT_MASK)
#define USBPHY_DEBUG_CLR_ENTX2RXCOUNT USBPHY_DEBUG_CLR_ENTX2RXCOUNT_MASK
#define USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_MASK (0x1F0000U)
#define USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_SHIFT (16U)
#define USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_SHIFT)) & USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_MASK)
#define USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_MASK
#define USBPHY_DEBUG_CLR_ENSQUELCHRESET_MASK (0x1000000U)
#define USBPHY_DEBUG_CLR_ENSQUELCHRESET_SHIFT (24U)
#define USBPHY_DEBUG_CLR_ENSQUELCHRESET_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_ENSQUELCHRESET_SHIFT)) & USBPHY_DEBUG_CLR_ENSQUELCHRESET_MASK)
#define USBPHY_DEBUG_CLR_ENSQUELCHRESET USBPHY_DEBUG_CLR_ENSQUELCHRESET_MASK
#define USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH_MASK (0x1E000000U)
#define USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH_SHIFT (25U)
#define USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH_SHIFT)) & USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH_MASK)
#define USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_MASK (0x20000000U)
#define USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_SHIFT (29U)
#define USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_SHIFT)) & USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_MASK)
#define USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_MASK
#define USBPHY_DEBUG_CLR_CLKGATE_MASK (0x40000000U)
#define USBPHY_DEBUG_CLR_CLKGATE_SHIFT (30U)
#define USBPHY_DEBUG_CLR_CLKGATE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_CLKGATE_SHIFT)) & USBPHY_DEBUG_CLR_CLKGATE_MASK)
#define USBPHY_DEBUG_CLR_CLKGATE USBPHY_DEBUG_CLR_CLKGATE_MASK
/*! @name DEBUG_TOG - USB PHY Debug Register */
#define USBPHY_DEBUG_TOG_OTGIDPIOLOCK_MASK (0x1U)
#define USBPHY_DEBUG_TOG_OTGIDPIOLOCK_SHIFT (0U)
#define USBPHY_DEBUG_TOG_OTGIDPIOLOCK_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_OTGIDPIOLOCK_SHIFT)) & USBPHY_DEBUG_TOG_OTGIDPIOLOCK_MASK)
#define USBPHY_DEBUG_TOG_OTGIDPIOLOCK USBPHY_DEBUG_TOG_OTGIDPIOLOCK_MASK
#define USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD_MASK (0x2U)
#define USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD_SHIFT (1U)
#define USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD_SHIFT)) & USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD_MASK)
#define USBPHY_DEBUG_TOG_HSTPULLDOWN_MASK (0xCU)
#define USBPHY_DEBUG_TOG_HSTPULLDOWN_SHIFT (2U)
#define USBPHY_DEBUG_TOG_HSTPULLDOWN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_HSTPULLDOWN_SHIFT)) & USBPHY_DEBUG_TOG_HSTPULLDOWN_MASK)
#define USBPHY_DEBUG_TOG_HSTPULLDOWN USBPHY_DEBUG_TOG_HSTPULLDOWN_MASK
#define USBPHY_DEBUG_TOG_ENHSTPULLDOWN_MASK (0x30U)
#define USBPHY_DEBUG_TOG_ENHSTPULLDOWN_SHIFT (4U)
#define USBPHY_DEBUG_TOG_ENHSTPULLDOWN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_ENHSTPULLDOWN_SHIFT)) & USBPHY_DEBUG_TOG_ENHSTPULLDOWN_MASK)
#define USBPHY_DEBUG_TOG_ENHSTPULLDOWN USBPHY_DEBUG_TOG_ENHSTPULLDOWN_MASK
#define USBPHY_DEBUG_TOG_TX2RXCOUNT_MASK (0xF00U)
#define USBPHY_DEBUG_TOG_TX2RXCOUNT_SHIFT (8U)
#define USBPHY_DEBUG_TOG_TX2RXCOUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_TX2RXCOUNT_SHIFT)) & USBPHY_DEBUG_TOG_TX2RXCOUNT_MASK)
#define USBPHY_DEBUG_TOG_TX2RXCOUNT USBPHY_DEBUG_TOG_TX2RXCOUNT_MASK
#define USBPHY_DEBUG_TOG_ENTX2RXCOUNT_MASK (0x1000U)
#define USBPHY_DEBUG_TOG_ENTX2RXCOUNT_SHIFT (12U)
#define USBPHY_DEBUG_TOG_ENTX2RXCOUNT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_ENTX2RXCOUNT_SHIFT)) & USBPHY_DEBUG_TOG_ENTX2RXCOUNT_MASK)
#define USBPHY_DEBUG_TOG_ENTX2RXCOUNT USBPHY_DEBUG_TOG_ENTX2RXCOUNT_MASK
#define USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_MASK (0x1F0000U)
#define USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_SHIFT (16U)
#define USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_SHIFT)) & USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_MASK)
#define USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_MASK
#define USBPHY_DEBUG_TOG_ENSQUELCHRESET_MASK (0x1000000U)
#define USBPHY_DEBUG_TOG_ENSQUELCHRESET_SHIFT (24U)
#define USBPHY_DEBUG_TOG_ENSQUELCHRESET_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_ENSQUELCHRESET_SHIFT)) & USBPHY_DEBUG_TOG_ENSQUELCHRESET_MASK)
#define USBPHY_DEBUG_TOG_ENSQUELCHRESET USBPHY_DEBUG_TOG_ENSQUELCHRESET_MASK
#define USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH_MASK (0x1E000000U)
#define USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH_SHIFT (25U)
#define USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH_SHIFT)) & USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH_MASK)
#define USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_MASK (0x20000000U)
#define USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_SHIFT (29U)
#define USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_SHIFT)) & USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_MASK)
#define USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_MASK
#define USBPHY_DEBUG_TOG_CLKGATE_MASK (0x40000000U)
#define USBPHY_DEBUG_TOG_CLKGATE_SHIFT (30U)
#define USBPHY_DEBUG_TOG_CLKGATE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_CLKGATE_SHIFT)) & USBPHY_DEBUG_TOG_CLKGATE_MASK)
#define USBPHY_DEBUG_TOG_CLKGATE USBPHY_DEBUG_TOG_CLKGATE_MASK
/*! @name DEBUG0_STATUS - UTMI Debug Status Register 0 */
#define USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_MASK (0xFFFFU)
#define USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_SHIFT (0U)
#define USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_SHIFT)) & USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_MASK)
#define USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT_MASK (0x3FF0000U)
#define USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT_SHIFT (16U)
#define USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT_SHIFT)) & USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT_MASK)
#define USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_MASK (0xFC000000U)
#define USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_SHIFT (26U)
#define USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_SHIFT)) & USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_MASK)
#define USBPHY_DEBUG0_STATUS_SQUELCH_COUNT USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_MASK
/*! @name DEBUG1 - UTMI Debug Status Register 1 */
#define USBPHY_DEBUG1_ENTAILADJVD_MASK (0x6000U)
#define USBPHY_DEBUG1_ENTAILADJVD_SHIFT (13U)
#define USBPHY_DEBUG1_ENTAILADJVD_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_ENTAILADJVD_SHIFT)) & USBPHY_DEBUG1_ENTAILADJVD_MASK)
#define USBPHY_DEBUG1_ENTAILADJVD USBPHY_DEBUG1_ENTAILADJVD_MASK
/*! @name DEBUG1_SET - UTMI Debug Status Register 1 */
#define USBPHY_DEBUG1_SET_ENTAILADJVD_MASK (0x6000U)
#define USBPHY_DEBUG1_SET_ENTAILADJVD_SHIFT (13U)
#define USBPHY_DEBUG1_SET_ENTAILADJVD_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_SET_ENTAILADJVD_SHIFT)) & USBPHY_DEBUG1_SET_ENTAILADJVD_MASK)
#define USBPHY_DEBUG1_SET_ENTAILADJVD USBPHY_DEBUG1_SET_ENTAILADJVD_MASK
/*! @name DEBUG1_CLR - UTMI Debug Status Register 1 */
#define USBPHY_DEBUG1_CLR_ENTAILADJVD_MASK (0x6000U)
#define USBPHY_DEBUG1_CLR_ENTAILADJVD_SHIFT (13U)
#define USBPHY_DEBUG1_CLR_ENTAILADJVD_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_CLR_ENTAILADJVD_SHIFT)) & USBPHY_DEBUG1_CLR_ENTAILADJVD_MASK)
#define USBPHY_DEBUG1_CLR_ENTAILADJVD USBPHY_DEBUG1_CLR_ENTAILADJVD_MASK
/*! @name DEBUG1_TOG - UTMI Debug Status Register 1 */
#define USBPHY_DEBUG1_TOG_ENTAILADJVD_MASK (0x6000U)
#define USBPHY_DEBUG1_TOG_ENTAILADJVD_SHIFT (13U)
#define USBPHY_DEBUG1_TOG_ENTAILADJVD_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_TOG_ENTAILADJVD_SHIFT)) & USBPHY_DEBUG1_TOG_ENTAILADJVD_MASK)
#define USBPHY_DEBUG1_TOG_ENTAILADJVD USBPHY_DEBUG1_TOG_ENTAILADJVD_MASK
/*! @name VERSION - UTMI RTL Version */
#define USBPHY_VERSION_STEP_MASK (0xFFFFU)
#define USBPHY_VERSION_STEP_SHIFT (0U)
#define USBPHY_VERSION_STEP_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_VERSION_STEP_SHIFT)) & USBPHY_VERSION_STEP_MASK)
#define USBPHY_VERSION_STEP USBPHY_VERSION_STEP_MASK
#define USBPHY_VERSION_MINOR_MASK (0xFF0000U)
#define USBPHY_VERSION_MINOR_SHIFT (16U)
#define USBPHY_VERSION_MINOR_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_VERSION_MINOR_SHIFT)) & USBPHY_VERSION_MINOR_MASK)
#define USBPHY_VERSION_MINOR USBPHY_VERSION_MINOR_MASK
#define USBPHY_VERSION_MAJOR_MASK (0xFF000000U)
#define USBPHY_VERSION_MAJOR_SHIFT (24U)
#define USBPHY_VERSION_MAJOR_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_VERSION_MAJOR_SHIFT)) & USBPHY_VERSION_MAJOR_MASK)
#define USBPHY_VERSION_MAJOR USBPHY_VERSION_MAJOR_MASK
/*! @name PLL_SIC - USB PHY PLL Control/Status Register */
#define USBPHY_PLL_SIC_PLL_DIV_SEL_MASK (0x3U)
#define USBPHY_PLL_SIC_PLL_DIV_SEL_SHIFT (0U)
#define USBPHY_PLL_SIC_PLL_DIV_SEL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_PLL_DIV_SEL_SHIFT)) & USBPHY_PLL_SIC_PLL_DIV_SEL_MASK)
#define USBPHY_PLL_SIC_PLL_DIV_SEL USBPHY_PLL_SIC_PLL_DIV_SEL_MASK
#define USBPHY_PLL_SIC_PLL_EN_USBx_CLKS_MASK (0x40U)
#define USBPHY_PLL_SIC_PLL_EN_USBx_CLKS_SHIFT (6U)
#define USBPHY_PLL_SIC_PLL_EN_USBx_CLKS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_PLL_EN_USBx_CLKS_SHIFT)) & USBPHY_PLL_SIC_PLL_EN_USBx_CLKS_MASK)
#define USBPHY_PLL_SIC_PLL_EN_USBx_CLKS USBPHY_PLL_SIC_PLL_EN_USBx_CLKS_MASK
#define USBPHY_PLL_SIC_PLL_HOLD_RING_OFF_MASK (0x800U)
#define USBPHY_PLL_SIC_PLL_HOLD_RING_OFF_SHIFT (11U)
#define USBPHY_PLL_SIC_PLL_HOLD_RING_OFF_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_PLL_HOLD_RING_OFF_SHIFT)) & USBPHY_PLL_SIC_PLL_HOLD_RING_OFF_MASK)
#define USBPHY_PLL_SIC_PLL_HOLD_RING_OFF USBPHY_PLL_SIC_PLL_HOLD_RING_OFF_MASK
#define USBPHY_PLL_SIC_PLL_POWER_MASK (0x1000U)
#define USBPHY_PLL_SIC_PLL_POWER_SHIFT (12U)
#define USBPHY_PLL_SIC_PLL_POWER_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_PLL_POWER_SHIFT)) & USBPHY_PLL_SIC_PLL_POWER_MASK)
#define USBPHY_PLL_SIC_PLL_POWER USBPHY_PLL_SIC_PLL_POWER_MASK
#define USBPHY_PLL_SIC_PLL_ENABLE_MASK (0x2000U)
#define USBPHY_PLL_SIC_PLL_ENABLE_SHIFT (13U)
#define USBPHY_PLL_SIC_PLL_ENABLE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_PLL_ENABLE_SHIFT)) & USBPHY_PLL_SIC_PLL_ENABLE_MASK)
#define USBPHY_PLL_SIC_PLL_ENABLE USBPHY_PLL_SIC_PLL_ENABLE_MASK
#define USBPHY_PLL_SIC_PLL_BYPASS_MASK (0x10000U)
#define USBPHY_PLL_SIC_PLL_BYPASS_SHIFT (16U)
#define USBPHY_PLL_SIC_PLL_BYPASS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_PLL_BYPASS_SHIFT)) & USBPHY_PLL_SIC_PLL_BYPASS_MASK)
#define USBPHY_PLL_SIC_PLL_BYPASS USBPHY_PLL_SIC_PLL_BYPASS_MASK
#define USBPHY_PLL_SIC_PLL_LOCK_MASK (0x80000000U)
#define USBPHY_PLL_SIC_PLL_LOCK_SHIFT (31U)
#define USBPHY_PLL_SIC_PLL_LOCK_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_PLL_LOCK_SHIFT)) & USBPHY_PLL_SIC_PLL_LOCK_MASK)
#define USBPHY_PLL_SIC_PLL_LOCK USBPHY_PLL_SIC_PLL_LOCK_MASK
/*! @name PLL_SIC_SET - USB PHY PLL Control/Status Register */
#define USBPHY_PLL_SIC_SET_PLL_DIV_SEL_MASK (0x3U)
#define USBPHY_PLL_SIC_SET_PLL_DIV_SEL_SHIFT (0U)
#define USBPHY_PLL_SIC_SET_PLL_DIV_SEL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_SET_PLL_DIV_SEL_SHIFT)) & USBPHY_PLL_SIC_SET_PLL_DIV_SEL_MASK)
#define USBPHY_PLL_SIC_SET_PLL_DIV_SEL USBPHY_PLL_SIC_SET_PLL_DIV_SEL_MASK
#define USBPHY_PLL_SIC_SET_PLL_EN_USBx_CLKS_MASK (0x40U)
#define USBPHY_PLL_SIC_SET_PLL_EN_USBx_CLKS_SHIFT (6U)
#define USBPHY_PLL_SIC_SET_PLL_EN_USBx_CLKS_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_SET_PLL_EN_USBx_CLKS_SHIFT)) & USBPHY_PLL_SIC_SET_PLL_EN_USBx_CLKS_MASK)
#define USBPHY_PLL_SIC_SET_PLL_EN_USBx_CLKS USBPHY_PLL_SIC_SET_PLL_EN_USBx_CLKS_MASK
#define USBPHY_PLL_SIC_SET_PLL_HOLD_RING_OFF_MASK (0x800U)
#define USBPHY_PLL_SIC_SET_PLL_HOLD_RING_OFF_SHIFT (11U)
#define USBPHY_PLL_SIC_SET_PLL_HOLD_RING_OFF(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_SET_PLL_HOLD_RING_OFF_SHIFT)) & USBPHY_PLL_SIC_SET_PLL_HOLD_RING_OFF_MASK)
#define USBPHY_PLL_SIC_SET_PLL_POWER_MASK (0x1000U)
#define USBPHY_PLL_SIC_SET_PLL_POWER_SHIFT (12U)
#define USBPHY_PLL_SIC_SET_PLL_POWER_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_SET_PLL_POWER_SHIFT)) & USBPHY_PLL_SIC_SET_PLL_POWER_MASK)
#define USBPHY_PLL_SIC_SET_PLL_POWER USBPHY_PLL_SIC_SET_PLL_POWER_MASK
#define USBPHY_PLL_SIC_SET_PLL_ENABLE_MASK (0x2000U)
#define USBPHY_PLL_SIC_SET_PLL_ENABLE_SHIFT (13U)
#define USBPHY_PLL_SIC_SET_PLL_ENABLE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_SET_PLL_ENABLE_SHIFT)) & USBPHY_PLL_SIC_SET_PLL_ENABLE_MASK)
#define USBPHY_PLL_SIC_SET_PLL_ENABLE USBPHY_PLL_SIC_SET_PLL_ENABLE_MASK
#define USBPHY_PLL_SIC_SET_PLL_BYPASS_MASK (0x10000U)
#define USBPHY_PLL_SIC_SET_PLL_BYPASS_SHIFT (16U)
#define USBPHY_PLL_SIC_SET_PLL_BYPASS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_SET_PLL_BYPASS_SHIFT)) & USBPHY_PLL_SIC_SET_PLL_BYPASS_MASK)
#define USBPHY_PLL_SIC_SET_PLL_BYPASS USBPHY_PLL_SIC_SET_PLL_BYPASS_MASK
#define USBPHY_PLL_SIC_SET_PLL_LOCK_MASK (0x80000000U)
#define USBPHY_PLL_SIC_SET_PLL_LOCK_SHIFT (31U)
#define USBPHY_PLL_SIC_SET_PLL_LOCK_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_SET_PLL_LOCK_SHIFT)) & USBPHY_PLL_SIC_SET_PLL_LOCK_MASK)
#define USBPHY_PLL_SIC_SET_PLL_LOCK USBPHY_PLL_SIC_SET_PLL_LOCK_MASK
/*! @name PLL_SIC_CLR - USB PHY PLL Control/Status Register */
#define USBPHY_PLL_SIC_CLR_PLL_DIV_SEL_MASK (0x3U)
#define USBPHY_PLL_SIC_CLR_PLL_DIV_SEL_SHIFT (0U)
#define USBPHY_PLL_SIC_CLR_PLL_DIV_SEL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_CLR_PLL_DIV_SEL_SHIFT)) & USBPHY_PLL_SIC_CLR_PLL_DIV_SEL_MASK)
#define USBPHY_PLL_SIC_CLR_PLL_DIV_SEL USBPHY_PLL_SIC_CLR_PLL_DIV_SEL_MASK
#define USBPHY_PLL_SIC_CLR_PLL_EN_USBx_CLKS_MASK (0x40U)
#define USBPHY_PLL_SIC_CLR_PLL_EN_USBx_CLKS_SHIFT (6U)
#define USBPHY_PLL_SIC_CLR_PLL_EN_USBx_CLKS_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_CLR_PLL_EN_USBx_CLKS_SHIFT)) & USBPHY_PLL_SIC_CLR_PLL_EN_USBx_CLKS_MASK)
#define USBPHY_PLL_SIC_CLR_PLL_EN_USBx_CLKS USBPHY_PLL_SIC_CLR_PLL_EN_USBx_CLKS_MASK
#define USBPHY_PLL_SIC_CLR_PLL_HOLD_RING_OFF_MASK (0x800U)
#define USBPHY_PLL_SIC_CLR_PLL_HOLD_RING_OFF_SHIFT (11U)
#define USBPHY_PLL_SIC_CLR_PLL_HOLD_RING_OFF(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_CLR_PLL_HOLD_RING_OFF_SHIFT)) & USBPHY_PLL_SIC_CLR_PLL_HOLD_RING_OFF_MASK)
#define USBPHY_PLL_SIC_CLR_PLL_POWER_MASK (0x1000U)
#define USBPHY_PLL_SIC_CLR_PLL_POWER_SHIFT (12U)
#define USBPHY_PLL_SIC_CLR_PLL_POWER_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_CLR_PLL_POWER_SHIFT)) & USBPHY_PLL_SIC_CLR_PLL_POWER_MASK)
#define USBPHY_PLL_SIC_CLR_PLL_POWER USBPHY_PLL_SIC_CLR_PLL_POWER_MASK
#define USBPHY_PLL_SIC_CLR_PLL_ENABLE_MASK (0x2000U)
#define USBPHY_PLL_SIC_CLR_PLL_ENABLE_SHIFT (13U)
#define USBPHY_PLL_SIC_CLR_PLL_ENABLE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_CLR_PLL_ENABLE_SHIFT)) & USBPHY_PLL_SIC_CLR_PLL_ENABLE_MASK)
#define USBPHY_PLL_SIC_CLR_PLL_ENABLE USBPHY_PLL_SIC_CLR_PLL_ENABLE_MASK
#define USBPHY_PLL_SIC_CLR_PLL_BYPASS_MASK (0x10000U)
#define USBPHY_PLL_SIC_CLR_PLL_BYPASS_SHIFT (16U)
#define USBPHY_PLL_SIC_CLR_PLL_BYPASS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_CLR_PLL_BYPASS_SHIFT)) & USBPHY_PLL_SIC_CLR_PLL_BYPASS_MASK)
#define USBPHY_PLL_SIC_CLR_PLL_BYPASS USBPHY_PLL_SIC_CLR_PLL_BYPASS_MASK
#define USBPHY_PLL_SIC_CLR_PLL_LOCK_MASK (0x80000000U)
#define USBPHY_PLL_SIC_CLR_PLL_LOCK_SHIFT (31U)
#define USBPHY_PLL_SIC_CLR_PLL_LOCK_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_CLR_PLL_LOCK_SHIFT)) & USBPHY_PLL_SIC_CLR_PLL_LOCK_MASK)
#define USBPHY_PLL_SIC_CLR_PLL_LOCK USBPHY_PLL_SIC_CLR_PLL_LOCK_MASK
/*! @name PLL_SIC_TOG - USB PHY PLL Control/Status Register */
#define USBPHY_PLL_SIC_TOG_PLL_DIV_SEL_MASK (0x3U)
#define USBPHY_PLL_SIC_TOG_PLL_DIV_SEL_SHIFT (0U)
#define USBPHY_PLL_SIC_TOG_PLL_DIV_SEL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_TOG_PLL_DIV_SEL_SHIFT)) & USBPHY_PLL_SIC_TOG_PLL_DIV_SEL_MASK)
#define USBPHY_PLL_SIC_TOG_PLL_DIV_SEL USBPHY_PLL_SIC_TOG_PLL_DIV_SEL_MASK
#define USBPHY_PLL_SIC_TOG_PLL_EN_USBx_CLKS_MASK (0x40U)
#define USBPHY_PLL_SIC_TOG_PLL_EN_USBx_CLKS_SHIFT (6U)
#define USBPHY_PLL_SIC_TOG_PLL_EN_USBx_CLKS_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_TOG_PLL_EN_USBx_CLKS_SHIFT)) & USBPHY_PLL_SIC_TOG_PLL_EN_USBx_CLKS_MASK)
#define USBPHY_PLL_SIC_TOG_PLL_EN_USBx_CLKS USBPHY_PLL_SIC_TOG_PLL_EN_USBx_CLKS_MASK
#define USBPHY_PLL_SIC_TOG_PLL_HOLD_RING_OFF_MASK (0x800U)
#define USBPHY_PLL_SIC_TOG_PLL_HOLD_RING_OFF_SHIFT (11U)
#define USBPHY_PLL_SIC_TOG_PLL_HOLD_RING_OFF(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_TOG_PLL_HOLD_RING_OFF_SHIFT)) & USBPHY_PLL_SIC_TOG_PLL_HOLD_RING_OFF_MASK)
#define USBPHY_PLL_SIC_TOG_PLL_POWER_MASK (0x1000U)
#define USBPHY_PLL_SIC_TOG_PLL_POWER_SHIFT (12U)
#define USBPHY_PLL_SIC_TOG_PLL_POWER_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_TOG_PLL_POWER_SHIFT)) & USBPHY_PLL_SIC_TOG_PLL_POWER_MASK)
#define USBPHY_PLL_SIC_TOG_PLL_POWER USBPHY_PLL_SIC_TOG_PLL_POWER_MASK
#define USBPHY_PLL_SIC_TOG_PLL_ENABLE_MASK (0x2000U)
#define USBPHY_PLL_SIC_TOG_PLL_ENABLE_SHIFT (13U)
#define USBPHY_PLL_SIC_TOG_PLL_ENABLE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_TOG_PLL_ENABLE_SHIFT)) & USBPHY_PLL_SIC_TOG_PLL_ENABLE_MASK)
#define USBPHY_PLL_SIC_TOG_PLL_ENABLE USBPHY_PLL_SIC_TOG_PLL_ENABLE_MASK
#define USBPHY_PLL_SIC_TOG_PLL_BYPASS_MASK (0x10000U)
#define USBPHY_PLL_SIC_TOG_PLL_BYPASS_SHIFT (16U)
#define USBPHY_PLL_SIC_TOG_PLL_BYPASS_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_TOG_PLL_BYPASS_SHIFT)) & USBPHY_PLL_SIC_TOG_PLL_BYPASS_MASK)
#define USBPHY_PLL_SIC_TOG_PLL_BYPASS USBPHY_PLL_SIC_TOG_PLL_BYPASS_MASK
#define USBPHY_PLL_SIC_TOG_PLL_LOCK_MASK (0x80000000U)
#define USBPHY_PLL_SIC_TOG_PLL_LOCK_SHIFT (31U)
#define USBPHY_PLL_SIC_TOG_PLL_LOCK_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PLL_SIC_TOG_PLL_LOCK_SHIFT)) & USBPHY_PLL_SIC_TOG_PLL_LOCK_MASK)
#define USBPHY_PLL_SIC_TOG_PLL_LOCK USBPHY_PLL_SIC_TOG_PLL_LOCK_MASK
/*! @name USB1_VBUS_DETECT - USB PHY VBUS Detect Control Register */
#define USBPHY_USB1_VBUS_DETECT_VBUSVALID_THRESH_MASK (0x7U)
#define USBPHY_USB1_VBUS_DETECT_VBUSVALID_THRESH_SHIFT (0U)
#define USBPHY_USB1_VBUS_DETECT_VBUSVALID_THRESH(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_VBUSVALID_THRESH_SHIFT)) & USBPHY_USB1_VBUS_DETECT_VBUSVALID_THRESH_MASK)
#define USBPHY_USB1_VBUS_DETECT_VBUS_OVERRIDE_EN_MASK (0x8U)
#define USBPHY_USB1_VBUS_DETECT_VBUS_OVERRIDE_EN_SHIFT (3U)
#define USBPHY_USB1_VBUS_DETECT_VBUS_OVERRIDE_EN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_VBUS_OVERRIDE_EN_SHIFT)) & USBPHY_USB1_VBUS_DETECT_VBUS_OVERRIDE_EN_MASK)
#define USBPHY_USB1_VBUS_DETECT_SESSEND_OVERRIDE_MASK (0x10U)
#define USBPHY_USB1_VBUS_DETECT_SESSEND_OVERRIDE_SHIFT (4U)
#define USBPHY_USB1_VBUS_DETECT_SESSEND_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_SESSEND_OVERRIDE_SHIFT)) & USBPHY_USB1_VBUS_DETECT_SESSEND_OVERRIDE_MASK)
#define USBPHY_USB1_VBUS_DETECT_BVALID_OVERRIDE_MASK (0x20U)
#define USBPHY_USB1_VBUS_DETECT_BVALID_OVERRIDE_SHIFT (5U)
#define USBPHY_USB1_VBUS_DETECT_BVALID_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_BVALID_OVERRIDE_SHIFT)) & USBPHY_USB1_VBUS_DETECT_BVALID_OVERRIDE_MASK)
#define USBPHY_USB1_VBUS_DETECT_AVALID_OVERRIDE_MASK (0x40U)
#define USBPHY_USB1_VBUS_DETECT_AVALID_OVERRIDE_SHIFT (6U)
#define USBPHY_USB1_VBUS_DETECT_AVALID_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_AVALID_OVERRIDE_SHIFT)) & USBPHY_USB1_VBUS_DETECT_AVALID_OVERRIDE_MASK)
#define USBPHY_USB1_VBUS_DETECT_VBUSVALID_OVERRIDE_MASK (0x80U)
#define USBPHY_USB1_VBUS_DETECT_VBUSVALID_OVERRIDE_SHIFT (7U)
#define USBPHY_USB1_VBUS_DETECT_VBUSVALID_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_VBUSVALID_OVERRIDE_SHIFT)) & USBPHY_USB1_VBUS_DETECT_VBUSVALID_OVERRIDE_MASK)
#define USBPHY_USB1_VBUS_DETECT_VBUSVALID_SEL_MASK (0x100U)
#define USBPHY_USB1_VBUS_DETECT_VBUSVALID_SEL_SHIFT (8U)
#define USBPHY_USB1_VBUS_DETECT_VBUSVALID_SEL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_VBUSVALID_SEL_SHIFT)) & USBPHY_USB1_VBUS_DETECT_VBUSVALID_SEL_MASK)
#define USBPHY_USB1_VBUS_DETECT_VBUS_SOURCE_SEL_MASK (0x600U)
#define USBPHY_USB1_VBUS_DETECT_VBUS_SOURCE_SEL_SHIFT (9U)
#define USBPHY_USB1_VBUS_DETECT_VBUS_SOURCE_SEL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_VBUS_SOURCE_SEL_SHIFT)) & USBPHY_USB1_VBUS_DETECT_VBUS_SOURCE_SEL_MASK)
#define USBPHY_USB1_VBUS_DETECT_VBUSVALID_TO_SESSVALID_MASK (0x40000U)
#define USBPHY_USB1_VBUS_DETECT_VBUSVALID_TO_SESSVALID_SHIFT (18U)
#define USBPHY_USB1_VBUS_DETECT_VBUSVALID_TO_SESSVALID(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_VBUSVALID_TO_SESSVALID_SHIFT)) & USBPHY_USB1_VBUS_DETECT_VBUSVALID_TO_SESSVALID_MASK)
#define USBPHY_USB1_VBUS_DETECT_PWRUP_CMPS_MASK (0x100000U)
#define USBPHY_USB1_VBUS_DETECT_PWRUP_CMPS_SHIFT (20U)
#define USBPHY_USB1_VBUS_DETECT_PWRUP_CMPS_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_PWRUP_CMPS_SHIFT)) & USBPHY_USB1_VBUS_DETECT_PWRUP_CMPS_MASK)
#define USBPHY_USB1_VBUS_DETECT_PWRUP_CMPS USBPHY_USB1_VBUS_DETECT_PWRUP_CMPS_MASK
#define USBPHY_USB1_VBUS_DETECT_DISCHARGE_VBUS_MASK (0x4000000U)
#define USBPHY_USB1_VBUS_DETECT_DISCHARGE_VBUS_SHIFT (26U)
#define USBPHY_USB1_VBUS_DETECT_DISCHARGE_VBUS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_DISCHARGE_VBUS_SHIFT)) & USBPHY_USB1_VBUS_DETECT_DISCHARGE_VBUS_MASK)
#define USBPHY_USB1_VBUS_DETECT_EN_CHARGER_RESISTOR_MASK (0x80000000U)
#define USBPHY_USB1_VBUS_DETECT_EN_CHARGER_RESISTOR_SHIFT (31U)
#define USBPHY_USB1_VBUS_DETECT_EN_CHARGER_RESISTOR(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_EN_CHARGER_RESISTOR_SHIFT)) & USBPHY_USB1_VBUS_DETECT_EN_CHARGER_RESISTOR_MASK)
/*! @name USB1_VBUS_DETECT_SET - USB PHY VBUS Detect Control Register */
#define USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_THRESH_MASK (0x7U)
#define USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_THRESH_SHIFT (0U)
#define USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_THRESH(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_THRESH_SHIFT)) & USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_THRESH_MASK)
#define USBPHY_USB1_VBUS_DETECT_SET_VBUS_OVERRIDE_EN_MASK (0x8U)
#define USBPHY_USB1_VBUS_DETECT_SET_VBUS_OVERRIDE_EN_SHIFT (3U)
#define USBPHY_USB1_VBUS_DETECT_SET_VBUS_OVERRIDE_EN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_SET_VBUS_OVERRIDE_EN_SHIFT)) & USBPHY_USB1_VBUS_DETECT_SET_VBUS_OVERRIDE_EN_MASK)
#define USBPHY_USB1_VBUS_DETECT_SET_SESSEND_OVERRIDE_MASK (0x10U)
#define USBPHY_USB1_VBUS_DETECT_SET_SESSEND_OVERRIDE_SHIFT (4U)
#define USBPHY_USB1_VBUS_DETECT_SET_SESSEND_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_SET_SESSEND_OVERRIDE_SHIFT)) & USBPHY_USB1_VBUS_DETECT_SET_SESSEND_OVERRIDE_MASK)
#define USBPHY_USB1_VBUS_DETECT_SET_BVALID_OVERRIDE_MASK (0x20U)
#define USBPHY_USB1_VBUS_DETECT_SET_BVALID_OVERRIDE_SHIFT (5U)
#define USBPHY_USB1_VBUS_DETECT_SET_BVALID_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_SET_BVALID_OVERRIDE_SHIFT)) & USBPHY_USB1_VBUS_DETECT_SET_BVALID_OVERRIDE_MASK)
#define USBPHY_USB1_VBUS_DETECT_SET_AVALID_OVERRIDE_MASK (0x40U)
#define USBPHY_USB1_VBUS_DETECT_SET_AVALID_OVERRIDE_SHIFT (6U)
#define USBPHY_USB1_VBUS_DETECT_SET_AVALID_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_SET_AVALID_OVERRIDE_SHIFT)) & USBPHY_USB1_VBUS_DETECT_SET_AVALID_OVERRIDE_MASK)
#define USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_OVERRIDE_MASK (0x80U)
#define USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_OVERRIDE_SHIFT (7U)
#define USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_OVERRIDE_SHIFT)) & USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_OVERRIDE_MASK)
#define USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_SEL_MASK (0x100U)
#define USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_SEL_SHIFT (8U)
#define USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_SEL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_SEL_SHIFT)) & USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_SEL_MASK)
#define USBPHY_USB1_VBUS_DETECT_SET_VBUS_SOURCE_SEL_MASK (0x600U)
#define USBPHY_USB1_VBUS_DETECT_SET_VBUS_SOURCE_SEL_SHIFT (9U)
#define USBPHY_USB1_VBUS_DETECT_SET_VBUS_SOURCE_SEL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_SET_VBUS_SOURCE_SEL_SHIFT)) & USBPHY_USB1_VBUS_DETECT_SET_VBUS_SOURCE_SEL_MASK)
#define USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_TO_SESSVALID_MASK (0x40000U)
#define USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_TO_SESSVALID_SHIFT (18U)
#define USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_TO_SESSVALID(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_TO_SESSVALID_SHIFT)) & USBPHY_USB1_VBUS_DETECT_SET_VBUSVALID_TO_SESSVALID_MASK)
#define USBPHY_USB1_VBUS_DETECT_SET_PWRUP_CMPS_MASK (0x100000U)
#define USBPHY_USB1_VBUS_DETECT_SET_PWRUP_CMPS_SHIFT (20U)
#define USBPHY_USB1_VBUS_DETECT_SET_PWRUP_CMPS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_SET_PWRUP_CMPS_SHIFT)) & USBPHY_USB1_VBUS_DETECT_SET_PWRUP_CMPS_MASK)
#define USBPHY_USB1_VBUS_DETECT_SET_DISCHARGE_VBUS_MASK (0x4000000U)
#define USBPHY_USB1_VBUS_DETECT_SET_DISCHARGE_VBUS_SHIFT (26U)
#define USBPHY_USB1_VBUS_DETECT_SET_DISCHARGE_VBUS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_SET_DISCHARGE_VBUS_SHIFT)) & USBPHY_USB1_VBUS_DETECT_SET_DISCHARGE_VBUS_MASK)
#define USBPHY_USB1_VBUS_DETECT_SET_EN_CHARGER_RESISTOR_MASK (0x80000000U)
#define USBPHY_USB1_VBUS_DETECT_SET_EN_CHARGER_RESISTOR_SHIFT (31U)
#define USBPHY_USB1_VBUS_DETECT_SET_EN_CHARGER_RESISTOR(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_SET_EN_CHARGER_RESISTOR_SHIFT)) & USBPHY_USB1_VBUS_DETECT_SET_EN_CHARGER_RESISTOR_MASK)
/*! @name USB1_VBUS_DETECT_CLR - USB PHY VBUS Detect Control Register */
#define USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_THRESH_MASK (0x7U)
#define USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_THRESH_SHIFT (0U)
#define USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_THRESH(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_THRESH_SHIFT)) & USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_THRESH_MASK)
#define USBPHY_USB1_VBUS_DETECT_CLR_VBUS_OVERRIDE_EN_MASK (0x8U)
#define USBPHY_USB1_VBUS_DETECT_CLR_VBUS_OVERRIDE_EN_SHIFT (3U)
#define USBPHY_USB1_VBUS_DETECT_CLR_VBUS_OVERRIDE_EN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_CLR_VBUS_OVERRIDE_EN_SHIFT)) & USBPHY_USB1_VBUS_DETECT_CLR_VBUS_OVERRIDE_EN_MASK)
#define USBPHY_USB1_VBUS_DETECT_CLR_SESSEND_OVERRIDE_MASK (0x10U)
#define USBPHY_USB1_VBUS_DETECT_CLR_SESSEND_OVERRIDE_SHIFT (4U)
#define USBPHY_USB1_VBUS_DETECT_CLR_SESSEND_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_CLR_SESSEND_OVERRIDE_SHIFT)) & USBPHY_USB1_VBUS_DETECT_CLR_SESSEND_OVERRIDE_MASK)
#define USBPHY_USB1_VBUS_DETECT_CLR_BVALID_OVERRIDE_MASK (0x20U)
#define USBPHY_USB1_VBUS_DETECT_CLR_BVALID_OVERRIDE_SHIFT (5U)
#define USBPHY_USB1_VBUS_DETECT_CLR_BVALID_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_CLR_BVALID_OVERRIDE_SHIFT)) & USBPHY_USB1_VBUS_DETECT_CLR_BVALID_OVERRIDE_MASK)
#define USBPHY_USB1_VBUS_DETECT_CLR_AVALID_OVERRIDE_MASK (0x40U)
#define USBPHY_USB1_VBUS_DETECT_CLR_AVALID_OVERRIDE_SHIFT (6U)
#define USBPHY_USB1_VBUS_DETECT_CLR_AVALID_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_CLR_AVALID_OVERRIDE_SHIFT)) & USBPHY_USB1_VBUS_DETECT_CLR_AVALID_OVERRIDE_MASK)
#define USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_OVERRIDE_MASK (0x80U)
#define USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_OVERRIDE_SHIFT (7U)
#define USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_OVERRIDE_SHIFT)) & USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_OVERRIDE_MASK)
#define USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_SEL_MASK (0x100U)
#define USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_SEL_SHIFT (8U)
#define USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_SEL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_SEL_SHIFT)) & USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_SEL_MASK)
#define USBPHY_USB1_VBUS_DETECT_CLR_VBUS_SOURCE_SEL_MASK (0x600U)
#define USBPHY_USB1_VBUS_DETECT_CLR_VBUS_SOURCE_SEL_SHIFT (9U)
#define USBPHY_USB1_VBUS_DETECT_CLR_VBUS_SOURCE_SEL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_CLR_VBUS_SOURCE_SEL_SHIFT)) & USBPHY_USB1_VBUS_DETECT_CLR_VBUS_SOURCE_SEL_MASK)
#define USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_TO_SESSVALID_MASK (0x40000U)
#define USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_TO_SESSVALID_SHIFT (18U)
#define USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_TO_SESSVALID(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_TO_SESSVALID_SHIFT)) & USBPHY_USB1_VBUS_DETECT_CLR_VBUSVALID_TO_SESSVALID_MASK)
#define USBPHY_USB1_VBUS_DETECT_CLR_PWRUP_CMPS_MASK (0x100000U)
#define USBPHY_USB1_VBUS_DETECT_CLR_PWRUP_CMPS_SHIFT (20U)
#define USBPHY_USB1_VBUS_DETECT_CLR_PWRUP_CMPS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_CLR_PWRUP_CMPS_SHIFT)) & USBPHY_USB1_VBUS_DETECT_CLR_PWRUP_CMPS_MASK)
#define USBPHY_USB1_VBUS_DETECT_CLR_DISCHARGE_VBUS_MASK (0x4000000U)
#define USBPHY_USB1_VBUS_DETECT_CLR_DISCHARGE_VBUS_SHIFT (26U)
#define USBPHY_USB1_VBUS_DETECT_CLR_DISCHARGE_VBUS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_CLR_DISCHARGE_VBUS_SHIFT)) & USBPHY_USB1_VBUS_DETECT_CLR_DISCHARGE_VBUS_MASK)
#define USBPHY_USB1_VBUS_DETECT_CLR_EN_CHARGER_RESISTOR_MASK (0x80000000U)
#define USBPHY_USB1_VBUS_DETECT_CLR_EN_CHARGER_RESISTOR_SHIFT (31U)
#define USBPHY_USB1_VBUS_DETECT_CLR_EN_CHARGER_RESISTOR(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_CLR_EN_CHARGER_RESISTOR_SHIFT)) & USBPHY_USB1_VBUS_DETECT_CLR_EN_CHARGER_RESISTOR_MASK)
/*! @name USB1_VBUS_DETECT_TOG - USB PHY VBUS Detect Control Register */
#define USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_THRESH_MASK (0x7U)
#define USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_THRESH_SHIFT (0U)
#define USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_THRESH(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_THRESH_SHIFT)) & USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_THRESH_MASK)
#define USBPHY_USB1_VBUS_DETECT_TOG_VBUS_OVERRIDE_EN_MASK (0x8U)
#define USBPHY_USB1_VBUS_DETECT_TOG_VBUS_OVERRIDE_EN_SHIFT (3U)
#define USBPHY_USB1_VBUS_DETECT_TOG_VBUS_OVERRIDE_EN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_TOG_VBUS_OVERRIDE_EN_SHIFT)) & USBPHY_USB1_VBUS_DETECT_TOG_VBUS_OVERRIDE_EN_MASK)
#define USBPHY_USB1_VBUS_DETECT_TOG_SESSEND_OVERRIDE_MASK (0x10U)
#define USBPHY_USB1_VBUS_DETECT_TOG_SESSEND_OVERRIDE_SHIFT (4U)
#define USBPHY_USB1_VBUS_DETECT_TOG_SESSEND_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_TOG_SESSEND_OVERRIDE_SHIFT)) & USBPHY_USB1_VBUS_DETECT_TOG_SESSEND_OVERRIDE_MASK)
#define USBPHY_USB1_VBUS_DETECT_TOG_BVALID_OVERRIDE_MASK (0x20U)
#define USBPHY_USB1_VBUS_DETECT_TOG_BVALID_OVERRIDE_SHIFT (5U)
#define USBPHY_USB1_VBUS_DETECT_TOG_BVALID_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_TOG_BVALID_OVERRIDE_SHIFT)) & USBPHY_USB1_VBUS_DETECT_TOG_BVALID_OVERRIDE_MASK)
#define USBPHY_USB1_VBUS_DETECT_TOG_AVALID_OVERRIDE_MASK (0x40U)
#define USBPHY_USB1_VBUS_DETECT_TOG_AVALID_OVERRIDE_SHIFT (6U)
#define USBPHY_USB1_VBUS_DETECT_TOG_AVALID_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_TOG_AVALID_OVERRIDE_SHIFT)) & USBPHY_USB1_VBUS_DETECT_TOG_AVALID_OVERRIDE_MASK)
#define USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_OVERRIDE_MASK (0x80U)
#define USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_OVERRIDE_SHIFT (7U)
#define USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_OVERRIDE_SHIFT)) & USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_OVERRIDE_MASK)
#define USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_SEL_MASK (0x100U)
#define USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_SEL_SHIFT (8U)
#define USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_SEL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_SEL_SHIFT)) & USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_SEL_MASK)
#define USBPHY_USB1_VBUS_DETECT_TOG_VBUS_SOURCE_SEL_MASK (0x600U)
#define USBPHY_USB1_VBUS_DETECT_TOG_VBUS_SOURCE_SEL_SHIFT (9U)
#define USBPHY_USB1_VBUS_DETECT_TOG_VBUS_SOURCE_SEL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_TOG_VBUS_SOURCE_SEL_SHIFT)) & USBPHY_USB1_VBUS_DETECT_TOG_VBUS_SOURCE_SEL_MASK)
#define USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_TO_SESSVALID_MASK (0x40000U)
#define USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_TO_SESSVALID_SHIFT (18U)
#define USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_TO_SESSVALID(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_TO_SESSVALID_SHIFT)) & USBPHY_USB1_VBUS_DETECT_TOG_VBUSVALID_TO_SESSVALID_MASK)
#define USBPHY_USB1_VBUS_DETECT_TOG_PWRUP_CMPS_MASK (0x100000U)
#define USBPHY_USB1_VBUS_DETECT_TOG_PWRUP_CMPS_SHIFT (20U)
#define USBPHY_USB1_VBUS_DETECT_TOG_PWRUP_CMPS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_TOG_PWRUP_CMPS_SHIFT)) & USBPHY_USB1_VBUS_DETECT_TOG_PWRUP_CMPS_MASK)
#define USBPHY_USB1_VBUS_DETECT_TOG_DISCHARGE_VBUS_MASK (0x4000000U)
#define USBPHY_USB1_VBUS_DETECT_TOG_DISCHARGE_VBUS_SHIFT (26U)
#define USBPHY_USB1_VBUS_DETECT_TOG_DISCHARGE_VBUS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_TOG_DISCHARGE_VBUS_SHIFT)) & USBPHY_USB1_VBUS_DETECT_TOG_DISCHARGE_VBUS_MASK)
#define USBPHY_USB1_VBUS_DETECT_TOG_EN_CHARGER_RESISTOR_MASK (0x80000000U)
#define USBPHY_USB1_VBUS_DETECT_TOG_EN_CHARGER_RESISTOR_SHIFT (31U)
#define USBPHY_USB1_VBUS_DETECT_TOG_EN_CHARGER_RESISTOR(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DETECT_TOG_EN_CHARGER_RESISTOR_SHIFT)) & USBPHY_USB1_VBUS_DETECT_TOG_EN_CHARGER_RESISTOR_MASK)
/*! @name USB1_VBUS_DET_STAT - USB PHY VBUS Detector Status Register */
#define USBPHY_USB1_VBUS_DET_STAT_SESSEND_MASK (0x1U)
#define USBPHY_USB1_VBUS_DET_STAT_SESSEND_SHIFT (0U)
#define USBPHY_USB1_VBUS_DET_STAT_SESSEND_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DET_STAT_SESSEND_SHIFT)) & USBPHY_USB1_VBUS_DET_STAT_SESSEND_MASK)
#define USBPHY_USB1_VBUS_DET_STAT_SESSEND USBPHY_USB1_VBUS_DET_STAT_SESSEND_MASK
#define USBPHY_USB1_VBUS_DET_STAT_BVALID_MASK (0x2U)
#define USBPHY_USB1_VBUS_DET_STAT_BVALID_SHIFT (1U)
#define USBPHY_USB1_VBUS_DET_STAT_BVALID_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DET_STAT_BVALID_SHIFT)) & USBPHY_USB1_VBUS_DET_STAT_BVALID_MASK)
#define USBPHY_USB1_VBUS_DET_STAT_BVALID USBPHY_USB1_VBUS_DET_STAT_BVALID_MASK
#define USBPHY_USB1_VBUS_DET_STAT_AVALID_MASK (0x4U)
#define USBPHY_USB1_VBUS_DET_STAT_AVALID_SHIFT (2U)
#define USBPHY_USB1_VBUS_DET_STAT_AVALID_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DET_STAT_AVALID_SHIFT)) & USBPHY_USB1_VBUS_DET_STAT_AVALID_MASK)
#define USBPHY_USB1_VBUS_DET_STAT_AVALID USBPHY_USB1_VBUS_DET_STAT_AVALID_MASK
#define USBPHY_USB1_VBUS_DET_STAT_VBUS_VALID_MASK (0x8U)
#define USBPHY_USB1_VBUS_DET_STAT_VBUS_VALID_SHIFT (3U)
#define USBPHY_USB1_VBUS_DET_STAT_VBUS_VALID(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DET_STAT_VBUS_VALID_SHIFT)) & USBPHY_USB1_VBUS_DET_STAT_VBUS_VALID_MASK)
#define USBPHY_USB1_VBUS_DET_STAT_VBUS_VALID_3V_MASK (0x10U)
#define USBPHY_USB1_VBUS_DET_STAT_VBUS_VALID_3V_SHIFT (4U)
#define USBPHY_USB1_VBUS_DET_STAT_VBUS_VALID_3V(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_VBUS_DET_STAT_VBUS_VALID_3V_SHIFT)) & USBPHY_USB1_VBUS_DET_STAT_VBUS_VALID_3V_MASK)
/*! @name USB1_CHRG_DET_STAT - USB PHY Charger Detect Status Register */
#define USBPHY_USB1_CHRG_DET_STAT_PLUG_CONTACT_MASK (0x1U)
#define USBPHY_USB1_CHRG_DET_STAT_PLUG_CONTACT_SHIFT (0U)
#define USBPHY_USB1_CHRG_DET_STAT_PLUG_CONTACT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_CHRG_DET_STAT_PLUG_CONTACT_SHIFT)) & USBPHY_USB1_CHRG_DET_STAT_PLUG_CONTACT_MASK)
#define USBPHY_USB1_CHRG_DET_STAT_CHRG_DETECTED_MASK (0x2U)
#define USBPHY_USB1_CHRG_DET_STAT_CHRG_DETECTED_SHIFT (1U)
#define USBPHY_USB1_CHRG_DET_STAT_CHRG_DETECTED(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_CHRG_DET_STAT_CHRG_DETECTED_SHIFT)) & USBPHY_USB1_CHRG_DET_STAT_CHRG_DETECTED_MASK)
#define USBPHY_USB1_CHRG_DET_STAT_DM_STATE_MASK (0x4U)
#define USBPHY_USB1_CHRG_DET_STAT_DM_STATE_SHIFT (2U)
#define USBPHY_USB1_CHRG_DET_STAT_DM_STATE_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_CHRG_DET_STAT_DM_STATE_SHIFT)) & USBPHY_USB1_CHRG_DET_STAT_DM_STATE_MASK)
#define USBPHY_USB1_CHRG_DET_STAT_DM_STATE USBPHY_USB1_CHRG_DET_STAT_DM_STATE_MASK
#define USBPHY_USB1_CHRG_DET_STAT_DP_STATE_MASK (0x8U)
#define USBPHY_USB1_CHRG_DET_STAT_DP_STATE_SHIFT (3U)
#define USBPHY_USB1_CHRG_DET_STAT_DP_STATE_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_CHRG_DET_STAT_DP_STATE_SHIFT)) & USBPHY_USB1_CHRG_DET_STAT_DP_STATE_MASK)
#define USBPHY_USB1_CHRG_DET_STAT_DP_STATE USBPHY_USB1_CHRG_DET_STAT_DP_STATE_MASK
#define USBPHY_USB1_CHRG_DET_STAT_SECDET_DCP_MASK (0x10U)
#define USBPHY_USB1_CHRG_DET_STAT_SECDET_DCP_SHIFT (4U)
#define USBPHY_USB1_CHRG_DET_STAT_SECDET_DCP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_CHRG_DET_STAT_SECDET_DCP_SHIFT)) & USBPHY_USB1_CHRG_DET_STAT_SECDET_DCP_MASK)
/*! @name ANACTRL - USB PHY Analog Control Register */
#define USBPHY_ANACTRL_TESTCLK_SEL_MASK (0x1U)
#define USBPHY_ANACTRL_TESTCLK_SEL_SHIFT (0U)
#define USBPHY_ANACTRL_TESTCLK_SEL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_TESTCLK_SEL_SHIFT)) & USBPHY_ANACTRL_TESTCLK_SEL_MASK)
#define USBPHY_ANACTRL_TESTCLK_SEL USBPHY_ANACTRL_TESTCLK_SEL_MASK
#define USBPHY_ANACTRL_PFD_CLKGATE_MASK (0x2U)
#define USBPHY_ANACTRL_PFD_CLKGATE_SHIFT (1U)
#define USBPHY_ANACTRL_PFD_CLKGATE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_PFD_CLKGATE_SHIFT)) & USBPHY_ANACTRL_PFD_CLKGATE_MASK)
#define USBPHY_ANACTRL_PFD_CLKGATE USBPHY_ANACTRL_PFD_CLKGATE_MASK
#define USBPHY_ANACTRL_PFD_CLK_SEL_MASK (0xCU)
#define USBPHY_ANACTRL_PFD_CLK_SEL_SHIFT (2U)
#define USBPHY_ANACTRL_PFD_CLK_SEL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_PFD_CLK_SEL_SHIFT)) & USBPHY_ANACTRL_PFD_CLK_SEL_MASK)
#define USBPHY_ANACTRL_PFD_CLK_SEL USBPHY_ANACTRL_PFD_CLK_SEL_MASK
#define USBPHY_ANACTRL_PFD_FRAC_MASK (0x3F0U)
#define USBPHY_ANACTRL_PFD_FRAC_SHIFT (4U)
#define USBPHY_ANACTRL_PFD_FRAC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_PFD_FRAC_SHIFT)) & USBPHY_ANACTRL_PFD_FRAC_MASK)
#define USBPHY_ANACTRL_PFD_FRAC USBPHY_ANACTRL_PFD_FRAC_MASK
#define USBPHY_ANACTRL_DEV_PULLDOWN_MASK (0x400U)
#define USBPHY_ANACTRL_DEV_PULLDOWN_SHIFT (10U)
#define USBPHY_ANACTRL_DEV_PULLDOWN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_DEV_PULLDOWN_SHIFT)) & USBPHY_ANACTRL_DEV_PULLDOWN_MASK)
#define USBPHY_ANACTRL_DEV_PULLDOWN USBPHY_ANACTRL_DEV_PULLDOWN_MASK
#define USBPHY_ANACTRL_EMPH_PULSE_CTRL_MASK (0x1800U)
#define USBPHY_ANACTRL_EMPH_PULSE_CTRL_SHIFT (11U)
#define USBPHY_ANACTRL_EMPH_PULSE_CTRL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_EMPH_PULSE_CTRL_SHIFT)) & USBPHY_ANACTRL_EMPH_PULSE_CTRL_MASK)
#define USBPHY_ANACTRL_EMPH_PULSE_CTRL USBPHY_ANACTRL_EMPH_PULSE_CTRL_MASK
#define USBPHY_ANACTRL_EMPH_EN_MASK (0x2000U)
#define USBPHY_ANACTRL_EMPH_EN_SHIFT (13U)
#define USBPHY_ANACTRL_EMPH_EN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_EMPH_EN_SHIFT)) & USBPHY_ANACTRL_EMPH_EN_MASK)
#define USBPHY_ANACTRL_EMPH_EN USBPHY_ANACTRL_EMPH_EN_MASK
#define USBPHY_ANACTRL_EMPH_CUR_CTRL_MASK (0xC000U)
#define USBPHY_ANACTRL_EMPH_CUR_CTRL_SHIFT (14U)
#define USBPHY_ANACTRL_EMPH_CUR_CTRL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_EMPH_CUR_CTRL_SHIFT)) & USBPHY_ANACTRL_EMPH_CUR_CTRL_MASK)
#define USBPHY_ANACTRL_EMPH_CUR_CTRL USBPHY_ANACTRL_EMPH_CUR_CTRL_MASK
#define USBPHY_ANACTRL_PFD_STABLE_MASK (0x80000000U)
#define USBPHY_ANACTRL_PFD_STABLE_SHIFT (31U)
#define USBPHY_ANACTRL_PFD_STABLE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_PFD_STABLE_SHIFT)) & USBPHY_ANACTRL_PFD_STABLE_MASK)
#define USBPHY_ANACTRL_PFD_STABLE USBPHY_ANACTRL_PFD_STABLE_MASK
/*! @name ANACTRL_SET - USB PHY Analog Control Register */
#define USBPHY_ANACTRL_SET_TESTCLK_SEL_MASK (0x1U)
#define USBPHY_ANACTRL_SET_TESTCLK_SEL_SHIFT (0U)
#define USBPHY_ANACTRL_SET_TESTCLK_SEL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_SET_TESTCLK_SEL_SHIFT)) & USBPHY_ANACTRL_SET_TESTCLK_SEL_MASK)
#define USBPHY_ANACTRL_SET_TESTCLK_SEL USBPHY_ANACTRL_SET_TESTCLK_SEL_MASK
#define USBPHY_ANACTRL_SET_PFD_CLKGATE_MASK (0x2U)
#define USBPHY_ANACTRL_SET_PFD_CLKGATE_SHIFT (1U)
#define USBPHY_ANACTRL_SET_PFD_CLKGATE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_SET_PFD_CLKGATE_SHIFT)) & USBPHY_ANACTRL_SET_PFD_CLKGATE_MASK)
#define USBPHY_ANACTRL_SET_PFD_CLKGATE USBPHY_ANACTRL_SET_PFD_CLKGATE_MASK
#define USBPHY_ANACTRL_SET_PFD_CLK_SEL_MASK (0xCU)
#define USBPHY_ANACTRL_SET_PFD_CLK_SEL_SHIFT (2U)
#define USBPHY_ANACTRL_SET_PFD_CLK_SEL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_SET_PFD_CLK_SEL_SHIFT)) & USBPHY_ANACTRL_SET_PFD_CLK_SEL_MASK)
#define USBPHY_ANACTRL_SET_PFD_CLK_SEL USBPHY_ANACTRL_SET_PFD_CLK_SEL_MASK
#define USBPHY_ANACTRL_SET_PFD_FRAC_MASK (0x3F0U)
#define USBPHY_ANACTRL_SET_PFD_FRAC_SHIFT (4U)
#define USBPHY_ANACTRL_SET_PFD_FRAC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_SET_PFD_FRAC_SHIFT)) & USBPHY_ANACTRL_SET_PFD_FRAC_MASK)
#define USBPHY_ANACTRL_SET_PFD_FRAC USBPHY_ANACTRL_SET_PFD_FRAC_MASK
#define USBPHY_ANACTRL_SET_DEV_PULLDOWN_MASK (0x400U)
#define USBPHY_ANACTRL_SET_DEV_PULLDOWN_SHIFT (10U)
#define USBPHY_ANACTRL_SET_DEV_PULLDOWN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_SET_DEV_PULLDOWN_SHIFT)) & USBPHY_ANACTRL_SET_DEV_PULLDOWN_MASK)
#define USBPHY_ANACTRL_SET_DEV_PULLDOWN USBPHY_ANACTRL_SET_DEV_PULLDOWN_MASK
#define USBPHY_ANACTRL_SET_EMPH_PULSE_CTRL_MASK (0x1800U)
#define USBPHY_ANACTRL_SET_EMPH_PULSE_CTRL_SHIFT (11U)
#define USBPHY_ANACTRL_SET_EMPH_PULSE_CTRL_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_SET_EMPH_PULSE_CTRL_SHIFT)) & USBPHY_ANACTRL_SET_EMPH_PULSE_CTRL_MASK)
#define USBPHY_ANACTRL_SET_EMPH_PULSE_CTRL USBPHY_ANACTRL_SET_EMPH_PULSE_CTRL_MASK
#define USBPHY_ANACTRL_SET_EMPH_EN_MASK (0x2000U)
#define USBPHY_ANACTRL_SET_EMPH_EN_SHIFT (13U)
#define USBPHY_ANACTRL_SET_EMPH_EN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_SET_EMPH_EN_SHIFT)) & USBPHY_ANACTRL_SET_EMPH_EN_MASK)
#define USBPHY_ANACTRL_SET_EMPH_EN USBPHY_ANACTRL_SET_EMPH_EN_MASK
#define USBPHY_ANACTRL_SET_EMPH_CUR_CTRL_MASK (0xC000U)
#define USBPHY_ANACTRL_SET_EMPH_CUR_CTRL_SHIFT (14U)
#define USBPHY_ANACTRL_SET_EMPH_CUR_CTRL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_SET_EMPH_CUR_CTRL_SHIFT)) & USBPHY_ANACTRL_SET_EMPH_CUR_CTRL_MASK)
#define USBPHY_ANACTRL_SET_EMPH_CUR_CTRL USBPHY_ANACTRL_SET_EMPH_CUR_CTRL_MASK
#define USBPHY_ANACTRL_SET_PFD_STABLE_MASK (0x80000000U)
#define USBPHY_ANACTRL_SET_PFD_STABLE_SHIFT (31U)
#define USBPHY_ANACTRL_SET_PFD_STABLE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_SET_PFD_STABLE_SHIFT)) & USBPHY_ANACTRL_SET_PFD_STABLE_MASK)
#define USBPHY_ANACTRL_SET_PFD_STABLE USBPHY_ANACTRL_SET_PFD_STABLE_MASK
/*! @name ANACTRL_CLR - USB PHY Analog Control Register */
#define USBPHY_ANACTRL_CLR_TESTCLK_SEL_MASK (0x1U)
#define USBPHY_ANACTRL_CLR_TESTCLK_SEL_SHIFT (0U)
#define USBPHY_ANACTRL_CLR_TESTCLK_SEL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_CLR_TESTCLK_SEL_SHIFT)) & USBPHY_ANACTRL_CLR_TESTCLK_SEL_MASK)
#define USBPHY_ANACTRL_CLR_TESTCLK_SEL USBPHY_ANACTRL_CLR_TESTCLK_SEL_MASK
#define USBPHY_ANACTRL_CLR_PFD_CLKGATE_MASK (0x2U)
#define USBPHY_ANACTRL_CLR_PFD_CLKGATE_SHIFT (1U)
#define USBPHY_ANACTRL_CLR_PFD_CLKGATE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_CLR_PFD_CLKGATE_SHIFT)) & USBPHY_ANACTRL_CLR_PFD_CLKGATE_MASK)
#define USBPHY_ANACTRL_CLR_PFD_CLKGATE USBPHY_ANACTRL_CLR_PFD_CLKGATE_MASK
#define USBPHY_ANACTRL_CLR_PFD_CLK_SEL_MASK (0xCU)
#define USBPHY_ANACTRL_CLR_PFD_CLK_SEL_SHIFT (2U)
#define USBPHY_ANACTRL_CLR_PFD_CLK_SEL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_CLR_PFD_CLK_SEL_SHIFT)) & USBPHY_ANACTRL_CLR_PFD_CLK_SEL_MASK)
#define USBPHY_ANACTRL_CLR_PFD_CLK_SEL USBPHY_ANACTRL_CLR_PFD_CLK_SEL_MASK
#define USBPHY_ANACTRL_CLR_PFD_FRAC_MASK (0x3F0U)
#define USBPHY_ANACTRL_CLR_PFD_FRAC_SHIFT (4U)
#define USBPHY_ANACTRL_CLR_PFD_FRAC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_CLR_PFD_FRAC_SHIFT)) & USBPHY_ANACTRL_CLR_PFD_FRAC_MASK)
#define USBPHY_ANACTRL_CLR_PFD_FRAC USBPHY_ANACTRL_CLR_PFD_FRAC_MASK
#define USBPHY_ANACTRL_CLR_DEV_PULLDOWN_MASK (0x400U)
#define USBPHY_ANACTRL_CLR_DEV_PULLDOWN_SHIFT (10U)
#define USBPHY_ANACTRL_CLR_DEV_PULLDOWN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_CLR_DEV_PULLDOWN_SHIFT)) & USBPHY_ANACTRL_CLR_DEV_PULLDOWN_MASK)
#define USBPHY_ANACTRL_CLR_DEV_PULLDOWN USBPHY_ANACTRL_CLR_DEV_PULLDOWN_MASK
#define USBPHY_ANACTRL_CLR_EMPH_PULSE_CTRL_MASK (0x1800U)
#define USBPHY_ANACTRL_CLR_EMPH_PULSE_CTRL_SHIFT (11U)
#define USBPHY_ANACTRL_CLR_EMPH_PULSE_CTRL_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_CLR_EMPH_PULSE_CTRL_SHIFT)) & USBPHY_ANACTRL_CLR_EMPH_PULSE_CTRL_MASK)
#define USBPHY_ANACTRL_CLR_EMPH_PULSE_CTRL USBPHY_ANACTRL_CLR_EMPH_PULSE_CTRL_MASK
#define USBPHY_ANACTRL_CLR_EMPH_EN_MASK (0x2000U)
#define USBPHY_ANACTRL_CLR_EMPH_EN_SHIFT (13U)
#define USBPHY_ANACTRL_CLR_EMPH_EN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_CLR_EMPH_EN_SHIFT)) & USBPHY_ANACTRL_CLR_EMPH_EN_MASK)
#define USBPHY_ANACTRL_CLR_EMPH_EN USBPHY_ANACTRL_CLR_EMPH_EN_MASK
#define USBPHY_ANACTRL_CLR_EMPH_CUR_CTRL_MASK (0xC000U)
#define USBPHY_ANACTRL_CLR_EMPH_CUR_CTRL_SHIFT (14U)
#define USBPHY_ANACTRL_CLR_EMPH_CUR_CTRL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_CLR_EMPH_CUR_CTRL_SHIFT)) & USBPHY_ANACTRL_CLR_EMPH_CUR_CTRL_MASK)
#define USBPHY_ANACTRL_CLR_EMPH_CUR_CTRL USBPHY_ANACTRL_CLR_EMPH_CUR_CTRL_MASK
#define USBPHY_ANACTRL_CLR_PFD_STABLE_MASK (0x80000000U)
#define USBPHY_ANACTRL_CLR_PFD_STABLE_SHIFT (31U)
#define USBPHY_ANACTRL_CLR_PFD_STABLE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_CLR_PFD_STABLE_SHIFT)) & USBPHY_ANACTRL_CLR_PFD_STABLE_MASK)
#define USBPHY_ANACTRL_CLR_PFD_STABLE USBPHY_ANACTRL_CLR_PFD_STABLE_MASK
/*! @name ANACTRL_TOG - USB PHY Analog Control Register */
#define USBPHY_ANACTRL_TOG_TESTCLK_SEL_MASK (0x1U)
#define USBPHY_ANACTRL_TOG_TESTCLK_SEL_SHIFT (0U)
#define USBPHY_ANACTRL_TOG_TESTCLK_SEL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_TOG_TESTCLK_SEL_SHIFT)) & USBPHY_ANACTRL_TOG_TESTCLK_SEL_MASK)
#define USBPHY_ANACTRL_TOG_TESTCLK_SEL USBPHY_ANACTRL_TOG_TESTCLK_SEL_MASK
#define USBPHY_ANACTRL_TOG_PFD_CLKGATE_MASK (0x2U)
#define USBPHY_ANACTRL_TOG_PFD_CLKGATE_SHIFT (1U)
#define USBPHY_ANACTRL_TOG_PFD_CLKGATE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_TOG_PFD_CLKGATE_SHIFT)) & USBPHY_ANACTRL_TOG_PFD_CLKGATE_MASK)
#define USBPHY_ANACTRL_TOG_PFD_CLKGATE USBPHY_ANACTRL_TOG_PFD_CLKGATE_MASK
#define USBPHY_ANACTRL_TOG_PFD_CLK_SEL_MASK (0xCU)
#define USBPHY_ANACTRL_TOG_PFD_CLK_SEL_SHIFT (2U)
#define USBPHY_ANACTRL_TOG_PFD_CLK_SEL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_TOG_PFD_CLK_SEL_SHIFT)) & USBPHY_ANACTRL_TOG_PFD_CLK_SEL_MASK)
#define USBPHY_ANACTRL_TOG_PFD_CLK_SEL USBPHY_ANACTRL_TOG_PFD_CLK_SEL_MASK
#define USBPHY_ANACTRL_TOG_PFD_FRAC_MASK (0x3F0U)
#define USBPHY_ANACTRL_TOG_PFD_FRAC_SHIFT (4U)
#define USBPHY_ANACTRL_TOG_PFD_FRAC_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_TOG_PFD_FRAC_SHIFT)) & USBPHY_ANACTRL_TOG_PFD_FRAC_MASK)
#define USBPHY_ANACTRL_TOG_PFD_FRAC USBPHY_ANACTRL_TOG_PFD_FRAC_MASK
#define USBPHY_ANACTRL_TOG_DEV_PULLDOWN_MASK (0x400U)
#define USBPHY_ANACTRL_TOG_DEV_PULLDOWN_SHIFT (10U)
#define USBPHY_ANACTRL_TOG_DEV_PULLDOWN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_TOG_DEV_PULLDOWN_SHIFT)) & USBPHY_ANACTRL_TOG_DEV_PULLDOWN_MASK)
#define USBPHY_ANACTRL_TOG_DEV_PULLDOWN USBPHY_ANACTRL_TOG_DEV_PULLDOWN_MASK
#define USBPHY_ANACTRL_TOG_EMPH_PULSE_CTRL_MASK (0x1800U)
#define USBPHY_ANACTRL_TOG_EMPH_PULSE_CTRL_SHIFT (11U)
#define USBPHY_ANACTRL_TOG_EMPH_PULSE_CTRL_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_TOG_EMPH_PULSE_CTRL_SHIFT)) & USBPHY_ANACTRL_TOG_EMPH_PULSE_CTRL_MASK)
#define USBPHY_ANACTRL_TOG_EMPH_PULSE_CTRL USBPHY_ANACTRL_TOG_EMPH_PULSE_CTRL_MASK
#define USBPHY_ANACTRL_TOG_EMPH_EN_MASK (0x2000U)
#define USBPHY_ANACTRL_TOG_EMPH_EN_SHIFT (13U)
#define USBPHY_ANACTRL_TOG_EMPH_EN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_TOG_EMPH_EN_SHIFT)) & USBPHY_ANACTRL_TOG_EMPH_EN_MASK)
#define USBPHY_ANACTRL_TOG_EMPH_EN USBPHY_ANACTRL_TOG_EMPH_EN_MASK
#define USBPHY_ANACTRL_TOG_EMPH_CUR_CTRL_MASK (0xC000U)
#define USBPHY_ANACTRL_TOG_EMPH_CUR_CTRL_SHIFT (14U)
#define USBPHY_ANACTRL_TOG_EMPH_CUR_CTRL_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_TOG_EMPH_CUR_CTRL_SHIFT)) & USBPHY_ANACTRL_TOG_EMPH_CUR_CTRL_MASK)
#define USBPHY_ANACTRL_TOG_EMPH_CUR_CTRL USBPHY_ANACTRL_TOG_EMPH_CUR_CTRL_MASK
#define USBPHY_ANACTRL_TOG_PFD_STABLE_MASK (0x80000000U)
#define USBPHY_ANACTRL_TOG_PFD_STABLE_SHIFT (31U)
#define USBPHY_ANACTRL_TOG_PFD_STABLE_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_ANACTRL_TOG_PFD_STABLE_SHIFT)) & USBPHY_ANACTRL_TOG_PFD_STABLE_MASK)
#define USBPHY_ANACTRL_TOG_PFD_STABLE USBPHY_ANACTRL_TOG_PFD_STABLE_MASK
/*! @name USB1_LOOPBACK - USB PHY Loopback Control/Status Register */
#define USBPHY_USB1_LOOPBACK_UTMI_TESTSTART_MASK (0x1U)
#define USBPHY_USB1_LOOPBACK_UTMI_TESTSTART_SHIFT (0U)
#define USBPHY_USB1_LOOPBACK_UTMI_TESTSTART(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_UTMI_TESTSTART_SHIFT)) & USBPHY_USB1_LOOPBACK_UTMI_TESTSTART_MASK)
#define USBPHY_USB1_LOOPBACK_UTMI_DIG_TST0_MASK (0x2U)
#define USBPHY_USB1_LOOPBACK_UTMI_DIG_TST0_SHIFT (1U)
#define USBPHY_USB1_LOOPBACK_UTMI_DIG_TST0_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_UTMI_DIG_TST0_SHIFT)) & USBPHY_USB1_LOOPBACK_UTMI_DIG_TST0_MASK)
#define USBPHY_USB1_LOOPBACK_UTMI_DIG_TST0 USBPHY_USB1_LOOPBACK_UTMI_DIG_TST0_MASK
#define USBPHY_USB1_LOOPBACK_UTMI_DIG_TST1_MASK (0x4U)
#define USBPHY_USB1_LOOPBACK_UTMI_DIG_TST1_SHIFT (2U)
#define USBPHY_USB1_LOOPBACK_UTMI_DIG_TST1_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_UTMI_DIG_TST1_SHIFT)) & USBPHY_USB1_LOOPBACK_UTMI_DIG_TST1_MASK)
#define USBPHY_USB1_LOOPBACK_UTMI_DIG_TST1 USBPHY_USB1_LOOPBACK_UTMI_DIG_TST1_MASK
#define USBPHY_USB1_LOOPBACK_TSTI_TX_HS_MODE_MASK (0x8U)
#define USBPHY_USB1_LOOPBACK_TSTI_TX_HS_MODE_SHIFT (3U)
#define USBPHY_USB1_LOOPBACK_TSTI_TX_HS_MODE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_TSTI_TX_HS_MODE_SHIFT)) & USBPHY_USB1_LOOPBACK_TSTI_TX_HS_MODE_MASK)
#define USBPHY_USB1_LOOPBACK_TSTI_TX_LS_MODE_MASK (0x10U)
#define USBPHY_USB1_LOOPBACK_TSTI_TX_LS_MODE_SHIFT (4U)
#define USBPHY_USB1_LOOPBACK_TSTI_TX_LS_MODE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_TSTI_TX_LS_MODE_SHIFT)) & USBPHY_USB1_LOOPBACK_TSTI_TX_LS_MODE_MASK)
#define USBPHY_USB1_LOOPBACK_TSTI_TX_EN_MASK (0x20U)
#define USBPHY_USB1_LOOPBACK_TSTI_TX_EN_SHIFT (5U)
#define USBPHY_USB1_LOOPBACK_TSTI_TX_EN_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_TSTI_TX_EN_SHIFT)) & USBPHY_USB1_LOOPBACK_TSTI_TX_EN_MASK)
#define USBPHY_USB1_LOOPBACK_TSTI_TX_EN USBPHY_USB1_LOOPBACK_TSTI_TX_EN_MASK
#define USBPHY_USB1_LOOPBACK_TSTI_TX_HIZ_MASK (0x40U)
#define USBPHY_USB1_LOOPBACK_TSTI_TX_HIZ_SHIFT (6U)
#define USBPHY_USB1_LOOPBACK_TSTI_TX_HIZ_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_TSTI_TX_HIZ_SHIFT)) & USBPHY_USB1_LOOPBACK_TSTI_TX_HIZ_MASK)
#define USBPHY_USB1_LOOPBACK_TSTI_TX_HIZ USBPHY_USB1_LOOPBACK_TSTI_TX_HIZ_MASK
#define USBPHY_USB1_LOOPBACK_UTMO_DIG_TST0_MASK (0x80U)
#define USBPHY_USB1_LOOPBACK_UTMO_DIG_TST0_SHIFT (7U)
#define USBPHY_USB1_LOOPBACK_UTMO_DIG_TST0_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_UTMO_DIG_TST0_SHIFT)) & USBPHY_USB1_LOOPBACK_UTMO_DIG_TST0_MASK)
#define USBPHY_USB1_LOOPBACK_UTMO_DIG_TST0 USBPHY_USB1_LOOPBACK_UTMO_DIG_TST0_MASK
#define USBPHY_USB1_LOOPBACK_UTMO_DIG_TST1_MASK (0x100U)
#define USBPHY_USB1_LOOPBACK_UTMO_DIG_TST1_SHIFT (8U)
#define USBPHY_USB1_LOOPBACK_UTMO_DIG_TST1_SET(x)(((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_UTMO_DIG_TST1_SHIFT)) & USBPHY_USB1_LOOPBACK_UTMO_DIG_TST1_MASK)
#define USBPHY_USB1_LOOPBACK_UTMO_DIG_TST1 USBPHY_USB1_LOOPBACK_UTMO_DIG_TST1_MASK
#define USBPHY_USB1_LOOPBACK_TSTI_HSFS_MODE_EN_MASK (0x8000U)
#define USBPHY_USB1_LOOPBACK_TSTI_HSFS_MODE_EN_SHIFT (15U)
#define USBPHY_USB1_LOOPBACK_TSTI_HSFS_MODE_EN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_TSTI_HSFS_MODE_EN_SHIFT)) & USBPHY_USB1_LOOPBACK_TSTI_HSFS_MODE_EN_MASK)
#define USBPHY_USB1_LOOPBACK_TSTPKT_MASK (0xFF0000U)
#define USBPHY_USB1_LOOPBACK_TSTPKT_SHIFT (16U)
#define USBPHY_USB1_LOOPBACK_TSTPKT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_TSTPKT_SHIFT)) & USBPHY_USB1_LOOPBACK_TSTPKT_MASK)
#define USBPHY_USB1_LOOPBACK_TSTPKT USBPHY_USB1_LOOPBACK_TSTPKT_MASK
/*! @name USB1_LOOPBACK_SET - USB PHY Loopback Control/Status Register */
#define USBPHY_USB1_LOOPBACK_SET_UTMI_TESTSTART_MASK (0x1U)
#define USBPHY_USB1_LOOPBACK_SET_UTMI_TESTSTART_SHIFT (0U)
#define USBPHY_USB1_LOOPBACK_SET_UTMI_TESTSTART(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_SET_UTMI_TESTSTART_SHIFT)) & USBPHY_USB1_LOOPBACK_SET_UTMI_TESTSTART_MASK)
#define USBPHY_USB1_LOOPBACK_SET_UTMI_DIG_TST0_MASK (0x2U)
#define USBPHY_USB1_LOOPBACK_SET_UTMI_DIG_TST0_SHIFT (1U)
#define USBPHY_USB1_LOOPBACK_SET_UTMI_DIG_TST0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_SET_UTMI_DIG_TST0_SHIFT)) & USBPHY_USB1_LOOPBACK_SET_UTMI_DIG_TST0_MASK)
#define USBPHY_USB1_LOOPBACK_SET_UTMI_DIG_TST1_MASK (0x4U)
#define USBPHY_USB1_LOOPBACK_SET_UTMI_DIG_TST1_SHIFT (2U)
#define USBPHY_USB1_LOOPBACK_SET_UTMI_DIG_TST1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_SET_UTMI_DIG_TST1_SHIFT)) & USBPHY_USB1_LOOPBACK_SET_UTMI_DIG_TST1_MASK)
#define USBPHY_USB1_LOOPBACK_SET_TSTI_TX_HS_MODE_MASK (0x8U)
#define USBPHY_USB1_LOOPBACK_SET_TSTI_TX_HS_MODE_SHIFT (3U)
#define USBPHY_USB1_LOOPBACK_SET_TSTI_TX_HS_MODE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_SET_TSTI_TX_HS_MODE_SHIFT)) & USBPHY_USB1_LOOPBACK_SET_TSTI_TX_HS_MODE_MASK)
#define USBPHY_USB1_LOOPBACK_SET_TSTI_TX_LS_MODE_MASK (0x10U)
#define USBPHY_USB1_LOOPBACK_SET_TSTI_TX_LS_MODE_SHIFT (4U)
#define USBPHY_USB1_LOOPBACK_SET_TSTI_TX_LS_MODE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_SET_TSTI_TX_LS_MODE_SHIFT)) & USBPHY_USB1_LOOPBACK_SET_TSTI_TX_LS_MODE_MASK)
#define USBPHY_USB1_LOOPBACK_SET_TSTI_TX_EN_MASK (0x20U)
#define USBPHY_USB1_LOOPBACK_SET_TSTI_TX_EN_SHIFT (5U)
#define USBPHY_USB1_LOOPBACK_SET_TSTI_TX_EN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_SET_TSTI_TX_EN_SHIFT)) & USBPHY_USB1_LOOPBACK_SET_TSTI_TX_EN_MASK)
#define USBPHY_USB1_LOOPBACK_SET_TSTI_TX_HIZ_MASK (0x40U)
#define USBPHY_USB1_LOOPBACK_SET_TSTI_TX_HIZ_SHIFT (6U)
#define USBPHY_USB1_LOOPBACK_SET_TSTI_TX_HIZ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_SET_TSTI_TX_HIZ_SHIFT)) & USBPHY_USB1_LOOPBACK_SET_TSTI_TX_HIZ_MASK)
#define USBPHY_USB1_LOOPBACK_SET_UTMO_DIG_TST0_MASK (0x80U)
#define USBPHY_USB1_LOOPBACK_SET_UTMO_DIG_TST0_SHIFT (7U)
#define USBPHY_USB1_LOOPBACK_SET_UTMO_DIG_TST0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_SET_UTMO_DIG_TST0_SHIFT)) & USBPHY_USB1_LOOPBACK_SET_UTMO_DIG_TST0_MASK)
#define USBPHY_USB1_LOOPBACK_SET_UTMO_DIG_TST1_MASK (0x100U)
#define USBPHY_USB1_LOOPBACK_SET_UTMO_DIG_TST1_SHIFT (8U)
#define USBPHY_USB1_LOOPBACK_SET_UTMO_DIG_TST1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_SET_UTMO_DIG_TST1_SHIFT)) & USBPHY_USB1_LOOPBACK_SET_UTMO_DIG_TST1_MASK)
#define USBPHY_USB1_LOOPBACK_SET_TSTI_HSFS_MODE_EN_MASK (0x8000U)
#define USBPHY_USB1_LOOPBACK_SET_TSTI_HSFS_MODE_EN_SHIFT (15U)
#define USBPHY_USB1_LOOPBACK_SET_TSTI_HSFS_MODE_EN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_SET_TSTI_HSFS_MODE_EN_SHIFT)) & USBPHY_USB1_LOOPBACK_SET_TSTI_HSFS_MODE_EN_MASK)
#define USBPHY_USB1_LOOPBACK_SET_TSTPKT_MASK (0xFF0000U)
#define USBPHY_USB1_LOOPBACK_SET_TSTPKT_SHIFT (16U)
#define USBPHY_USB1_LOOPBACK_SET_TSTPKT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_SET_TSTPKT_SHIFT)) & USBPHY_USB1_LOOPBACK_SET_TSTPKT_MASK)
#define USBPHY_USB1_LOOPBACK_SET_TSTPKT USBPHY_USB1_LOOPBACK_SET_TSTPKT_MASK
/*! @name USB1_LOOPBACK_CLR - USB PHY Loopback Control/Status Register */
#define USBPHY_USB1_LOOPBACK_CLR_UTMI_TESTSTART_MASK (0x1U)
#define USBPHY_USB1_LOOPBACK_CLR_UTMI_TESTSTART_SHIFT (0U)
#define USBPHY_USB1_LOOPBACK_CLR_UTMI_TESTSTART(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_CLR_UTMI_TESTSTART_SHIFT)) & USBPHY_USB1_LOOPBACK_CLR_UTMI_TESTSTART_MASK)
#define USBPHY_USB1_LOOPBACK_CLR_UTMI_DIG_TST0_MASK (0x2U)
#define USBPHY_USB1_LOOPBACK_CLR_UTMI_DIG_TST0_SHIFT (1U)
#define USBPHY_USB1_LOOPBACK_CLR_UTMI_DIG_TST0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_CLR_UTMI_DIG_TST0_SHIFT)) & USBPHY_USB1_LOOPBACK_CLR_UTMI_DIG_TST0_MASK)
#define USBPHY_USB1_LOOPBACK_CLR_UTMI_DIG_TST1_MASK (0x4U)
#define USBPHY_USB1_LOOPBACK_CLR_UTMI_DIG_TST1_SHIFT (2U)
#define USBPHY_USB1_LOOPBACK_CLR_UTMI_DIG_TST1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_CLR_UTMI_DIG_TST1_SHIFT)) & USBPHY_USB1_LOOPBACK_CLR_UTMI_DIG_TST1_MASK)
#define USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_HS_MODE_MASK (0x8U)
#define USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_HS_MODE_SHIFT (3U)
#define USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_HS_MODE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_HS_MODE_SHIFT)) & USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_HS_MODE_MASK)
#define USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_LS_MODE_MASK (0x10U)
#define USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_LS_MODE_SHIFT (4U)
#define USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_LS_MODE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_LS_MODE_SHIFT)) & USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_LS_MODE_MASK)
#define USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_EN_MASK (0x20U)
#define USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_EN_SHIFT (5U)
#define USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_EN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_EN_SHIFT)) & USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_EN_MASK)
#define USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_HIZ_MASK (0x40U)
#define USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_HIZ_SHIFT (6U)
#define USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_HIZ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_HIZ_SHIFT)) & USBPHY_USB1_LOOPBACK_CLR_TSTI_TX_HIZ_MASK)
#define USBPHY_USB1_LOOPBACK_CLR_UTMO_DIG_TST0_MASK (0x80U)
#define USBPHY_USB1_LOOPBACK_CLR_UTMO_DIG_TST0_SHIFT (7U)
#define USBPHY_USB1_LOOPBACK_CLR_UTMO_DIG_TST0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_CLR_UTMO_DIG_TST0_SHIFT)) & USBPHY_USB1_LOOPBACK_CLR_UTMO_DIG_TST0_MASK)
#define USBPHY_USB1_LOOPBACK_CLR_UTMO_DIG_TST1_MASK (0x100U)
#define USBPHY_USB1_LOOPBACK_CLR_UTMO_DIG_TST1_SHIFT (8U)
#define USBPHY_USB1_LOOPBACK_CLR_UTMO_DIG_TST1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_CLR_UTMO_DIG_TST1_SHIFT)) & USBPHY_USB1_LOOPBACK_CLR_UTMO_DIG_TST1_MASK)
#define USBPHY_USB1_LOOPBACK_CLR_TSTI_HSFS_MODE_EN_MASK (0x8000U)
#define USBPHY_USB1_LOOPBACK_CLR_TSTI_HSFS_MODE_EN_SHIFT (15U)
#define USBPHY_USB1_LOOPBACK_CLR_TSTI_HSFS_MODE_EN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_CLR_TSTI_HSFS_MODE_EN_SHIFT)) & USBPHY_USB1_LOOPBACK_CLR_TSTI_HSFS_MODE_EN_MASK)
#define USBPHY_USB1_LOOPBACK_CLR_TSTPKT_MASK (0xFF0000U)
#define USBPHY_USB1_LOOPBACK_CLR_TSTPKT_SHIFT (16U)
#define USBPHY_USB1_LOOPBACK_CLR_TSTPKT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_CLR_TSTPKT_SHIFT)) & USBPHY_USB1_LOOPBACK_CLR_TSTPKT_MASK)
#define USBPHY_USB1_LOOPBACK_CLR_TSTPKT USBPHY_USB1_LOOPBACK_CLR_TSTPKT_MASK
/*! @name USB1_LOOPBACK_TOG - USB PHY Loopback Control/Status Register */
#define USBPHY_USB1_LOOPBACK_TOG_UTMI_TESTSTART_MASK (0x1U)
#define USBPHY_USB1_LOOPBACK_TOG_UTMI_TESTSTART_SHIFT (0U)
#define USBPHY_USB1_LOOPBACK_TOG_UTMI_TESTSTART(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_TOG_UTMI_TESTSTART_SHIFT)) & USBPHY_USB1_LOOPBACK_TOG_UTMI_TESTSTART_MASK)
#define USBPHY_USB1_LOOPBACK_TOG_UTMI_DIG_TST0_MASK (0x2U)
#define USBPHY_USB1_LOOPBACK_TOG_UTMI_DIG_TST0_SHIFT (1U)
#define USBPHY_USB1_LOOPBACK_TOG_UTMI_DIG_TST0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_TOG_UTMI_DIG_TST0_SHIFT)) & USBPHY_USB1_LOOPBACK_TOG_UTMI_DIG_TST0_MASK)
#define USBPHY_USB1_LOOPBACK_TOG_UTMI_DIG_TST1_MASK (0x4U)
#define USBPHY_USB1_LOOPBACK_TOG_UTMI_DIG_TST1_SHIFT (2U)
#define USBPHY_USB1_LOOPBACK_TOG_UTMI_DIG_TST1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_TOG_UTMI_DIG_TST1_SHIFT)) & USBPHY_USB1_LOOPBACK_TOG_UTMI_DIG_TST1_MASK)
#define USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_HS_MODE_MASK (0x8U)
#define USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_HS_MODE_SHIFT (3U)
#define USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_HS_MODE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_HS_MODE_SHIFT)) & USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_HS_MODE_MASK)
#define USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_LS_MODE_MASK (0x10U)
#define USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_LS_MODE_SHIFT (4U)
#define USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_LS_MODE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_LS_MODE_SHIFT)) & USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_LS_MODE_MASK)
#define USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_EN_MASK (0x20U)
#define USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_EN_SHIFT (5U)
#define USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_EN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_EN_SHIFT)) & USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_EN_MASK)
#define USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_HIZ_MASK (0x40U)
#define USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_HIZ_SHIFT (6U)
#define USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_HIZ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_HIZ_SHIFT)) & USBPHY_USB1_LOOPBACK_TOG_TSTI_TX_HIZ_MASK)
#define USBPHY_USB1_LOOPBACK_TOG_UTMO_DIG_TST0_MASK (0x80U)
#define USBPHY_USB1_LOOPBACK_TOG_UTMO_DIG_TST0_SHIFT (7U)
#define USBPHY_USB1_LOOPBACK_TOG_UTMO_DIG_TST0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_TOG_UTMO_DIG_TST0_SHIFT)) & USBPHY_USB1_LOOPBACK_TOG_UTMO_DIG_TST0_MASK)
#define USBPHY_USB1_LOOPBACK_TOG_UTMO_DIG_TST1_MASK (0x100U)
#define USBPHY_USB1_LOOPBACK_TOG_UTMO_DIG_TST1_SHIFT (8U)
#define USBPHY_USB1_LOOPBACK_TOG_UTMO_DIG_TST1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_TOG_UTMO_DIG_TST1_SHIFT)) & USBPHY_USB1_LOOPBACK_TOG_UTMO_DIG_TST1_MASK)
#define USBPHY_USB1_LOOPBACK_TOG_TSTI_HSFS_MODE_EN_MASK (0x8000U)
#define USBPHY_USB1_LOOPBACK_TOG_TSTI_HSFS_MODE_EN_SHIFT (15U)
#define USBPHY_USB1_LOOPBACK_TOG_TSTI_HSFS_MODE_EN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_TOG_TSTI_HSFS_MODE_EN_SHIFT)) & USBPHY_USB1_LOOPBACK_TOG_TSTI_HSFS_MODE_EN_MASK)
#define USBPHY_USB1_LOOPBACK_TOG_TSTPKT_MASK (0xFF0000U)
#define USBPHY_USB1_LOOPBACK_TOG_TSTPKT_SHIFT (16U)
#define USBPHY_USB1_LOOPBACK_TOG_TSTPKT_SET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_TOG_TSTPKT_SHIFT)) & USBPHY_USB1_LOOPBACK_TOG_TSTPKT_MASK)
#define USBPHY_USB1_LOOPBACK_TOG_TSTPKT USBPHY_USB1_LOOPBACK_TOG_TSTPKT_MASK
/*! @name USB1_LOOPBACK_HSFSCNT - USB PHY Loopback Packet Number Select Register */
#define USBPHY_USB1_LOOPBACK_HSFSCNT_TSTI_HS_NUMBER_MASK (0xFFFFU)
#define USBPHY_USB1_LOOPBACK_HSFSCNT_TSTI_HS_NUMBER_SHIFT (0U)
#define USBPHY_USB1_LOOPBACK_HSFSCNT_TSTI_HS_NUMBER(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_HSFSCNT_TSTI_HS_NUMBER_SHIFT)) & USBPHY_USB1_LOOPBACK_HSFSCNT_TSTI_HS_NUMBER_MASK)
#define USBPHY_USB1_LOOPBACK_HSFSCNT_TSTI_FS_NUMBER_MASK (0xFFFF0000U)
#define USBPHY_USB1_LOOPBACK_HSFSCNT_TSTI_FS_NUMBER_SHIFT (16U)
#define USBPHY_USB1_LOOPBACK_HSFSCNT_TSTI_FS_NUMBER(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_HSFSCNT_TSTI_FS_NUMBER_SHIFT)) & USBPHY_USB1_LOOPBACK_HSFSCNT_TSTI_FS_NUMBER_MASK)
/*! @name USB1_LOOPBACK_HSFSCNT_SET - USB PHY Loopback Packet Number Select Register */
#define USBPHY_USB1_LOOPBACK_HSFSCNT_SET_TSTI_HS_NUMBER_MASK (0xFFFFU)
#define USBPHY_USB1_LOOPBACK_HSFSCNT_SET_TSTI_HS_NUMBER_SHIFT (0U)
#define USBPHY_USB1_LOOPBACK_HSFSCNT_SET_TSTI_HS_NUMBER(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_HSFSCNT_SET_TSTI_HS_NUMBER_SHIFT)) & USBPHY_USB1_LOOPBACK_HSFSCNT_SET_TSTI_HS_NUMBER_MASK)
#define USBPHY_USB1_LOOPBACK_HSFSCNT_SET_TSTI_FS_NUMBER_MASK (0xFFFF0000U)
#define USBPHY_USB1_LOOPBACK_HSFSCNT_SET_TSTI_FS_NUMBER_SHIFT (16U)
#define USBPHY_USB1_LOOPBACK_HSFSCNT_SET_TSTI_FS_NUMBER(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_HSFSCNT_SET_TSTI_FS_NUMBER_SHIFT)) & USBPHY_USB1_LOOPBACK_HSFSCNT_SET_TSTI_FS_NUMBER_MASK)
/*! @name USB1_LOOPBACK_HSFSCNT_CLR - USB PHY Loopback Packet Number Select Register */
#define USBPHY_USB1_LOOPBACK_HSFSCNT_CLR_TSTI_HS_NUMBER_MASK (0xFFFFU)
#define USBPHY_USB1_LOOPBACK_HSFSCNT_CLR_TSTI_HS_NUMBER_SHIFT (0U)
#define USBPHY_USB1_LOOPBACK_HSFSCNT_CLR_TSTI_HS_NUMBER(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_HSFSCNT_CLR_TSTI_HS_NUMBER_SHIFT)) & USBPHY_USB1_LOOPBACK_HSFSCNT_CLR_TSTI_HS_NUMBER_MASK)
#define USBPHY_USB1_LOOPBACK_HSFSCNT_CLR_TSTI_FS_NUMBER_MASK (0xFFFF0000U)
#define USBPHY_USB1_LOOPBACK_HSFSCNT_CLR_TSTI_FS_NUMBER_SHIFT (16U)
#define USBPHY_USB1_LOOPBACK_HSFSCNT_CLR_TSTI_FS_NUMBER(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_HSFSCNT_CLR_TSTI_FS_NUMBER_SHIFT)) & USBPHY_USB1_LOOPBACK_HSFSCNT_CLR_TSTI_FS_NUMBER_MASK)
/*! @name USB1_LOOPBACK_HSFSCNT_TOG - USB PHY Loopback Packet Number Select Register */
#define USBPHY_USB1_LOOPBACK_HSFSCNT_TOG_TSTI_HS_NUMBER_MASK (0xFFFFU)
#define USBPHY_USB1_LOOPBACK_HSFSCNT_TOG_TSTI_HS_NUMBER_SHIFT (0U)
#define USBPHY_USB1_LOOPBACK_HSFSCNT_TOG_TSTI_HS_NUMBER(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_HSFSCNT_TOG_TSTI_HS_NUMBER_SHIFT)) & USBPHY_USB1_LOOPBACK_HSFSCNT_TOG_TSTI_HS_NUMBER_MASK)
#define USBPHY_USB1_LOOPBACK_HSFSCNT_TOG_TSTI_FS_NUMBER_MASK (0xFFFF0000U)
#define USBPHY_USB1_LOOPBACK_HSFSCNT_TOG_TSTI_FS_NUMBER_SHIFT (16U)
#define USBPHY_USB1_LOOPBACK_HSFSCNT_TOG_TSTI_FS_NUMBER(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_USB1_LOOPBACK_HSFSCNT_TOG_TSTI_FS_NUMBER_SHIFT)) & USBPHY_USB1_LOOPBACK_HSFSCNT_TOG_TSTI_FS_NUMBER_MASK)
/*! @name TRIM_OVERRIDE_EN - USB PHY Trim Override Enable Register */
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_DIV_SEL_OVERRIDE_MASK (0x1U)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_DIV_SEL_OVERRIDE_SHIFT (0U)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_DIV_SEL_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_TRIM_DIV_SEL_OVERRIDE_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_TRIM_DIV_SEL_OVERRIDE_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE_MASK (0x2U)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE_SHIFT (1U)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_TX_D_CAL_OVERRIDE_MASK (0x4U)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_TX_D_CAL_OVERRIDE_SHIFT (2U)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_TX_D_CAL_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_TRIM_TX_D_CAL_OVERRIDE_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_TRIM_TX_D_CAL_OVERRIDE_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_TX_CAL45DP_OVERRIDE_MASK (0x8U)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_TX_CAL45DP_OVERRIDE_SHIFT (3U)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_TX_CAL45DP_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_TRIM_TX_CAL45DP_OVERRIDE_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_TRIM_TX_CAL45DP_OVERRIDE_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_TX_CAL45DM_OVERRIDE_MASK (0x10U)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_TX_CAL45DM_OVERRIDE_SHIFT (4U)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_TX_CAL45DM_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_TRIM_TX_CAL45DM_OVERRIDE_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_TRIM_TX_CAL45DM_OVERRIDE_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_PLL_CTRL0_DIV_SEL_MASK (0x30000U)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_PLL_CTRL0_DIV_SEL_SHIFT (16U)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_PLL_CTRL0_DIV_SEL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_TRIM_PLL_CTRL0_DIV_SEL_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_TRIM_PLL_CTRL0_DIV_SEL_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_USBx_REG_ENV_TAIL_ADJ_VD_MASK (0xC0000U)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_USBx_REG_ENV_TAIL_ADJ_VD_SHIFT (18U)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_USBx_REG_ENV_TAIL_ADJ_VD(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_TRIM_USBx_REG_ENV_TAIL_ADJ_VD_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_TRIM_USBx_REG_ENV_TAIL_ADJ_VD_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_USBPHY_TX_D_CAL_MASK (0xF00000U)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_USBPHY_TX_D_CAL_SHIFT (20U)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_USBPHY_TX_D_CAL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_TRIM_USBPHY_TX_D_CAL_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_TRIM_USBPHY_TX_D_CAL_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_USBPHY_TX_CAL45DP_MASK (0xF000000U)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_USBPHY_TX_CAL45DP_SHIFT (24U)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_USBPHY_TX_CAL45DP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_TRIM_USBPHY_TX_CAL45DP_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_TRIM_USBPHY_TX_CAL45DP_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_USBPHY_TX_CAL45DM_MASK (0xF0000000U)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_USBPHY_TX_CAL45DM_SHIFT (28U)
#define USBPHY_TRIM_OVERRIDE_EN_TRIM_USBPHY_TX_CAL45DM(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_TRIM_USBPHY_TX_CAL45DM_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_TRIM_USBPHY_TX_CAL45DM_MASK)
/*! @name TRIM_OVERRIDE_EN_SET - USB PHY Trim Override Enable Register */
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_DIV_SEL_OVERRIDE_MASK (0x1U)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_DIV_SEL_OVERRIDE_SHIFT (0U)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_DIV_SEL_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_DIV_SEL_OVERRIDE_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_DIV_SEL_OVERRIDE_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE_MASK (0x2U)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE_SHIFT (1U)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_TX_D_CAL_OVERRIDE_MASK (0x4U)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_TX_D_CAL_OVERRIDE_SHIFT (2U)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_TX_D_CAL_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_TX_D_CAL_OVERRIDE_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_TX_D_CAL_OVERRIDE_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_TX_CAL45DP_OVERRIDE_MASK (0x8U)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_TX_CAL45DP_OVERRIDE_SHIFT (3U)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_TX_CAL45DP_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_TX_CAL45DP_OVERRIDE_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_TX_CAL45DP_OVERRIDE_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_TX_CAL45DM_OVERRIDE_MASK (0x10U)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_TX_CAL45DM_OVERRIDE_SHIFT (4U)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_TX_CAL45DM_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_TX_CAL45DM_OVERRIDE_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_TX_CAL45DM_OVERRIDE_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_PLL_CTRL0_DIV_SEL_MASK (0x30000U)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_PLL_CTRL0_DIV_SEL_SHIFT (16U)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_PLL_CTRL0_DIV_SEL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_PLL_CTRL0_DIV_SEL_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_PLL_CTRL0_DIV_SEL_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBx_REG_ENV_TAIL_ADJ_VD_MASK (0xC0000U)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBx_REG_ENV_TAIL_ADJ_VD_SHIFT (18U)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBx_REG_ENV_TAIL_ADJ_VD(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBx_REG_ENV_TAIL_ADJ_VD_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBx_REG_ENV_TAIL_ADJ_VD_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBPHY_TX_D_CAL_MASK (0xF00000U)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBPHY_TX_D_CAL_SHIFT (20U)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBPHY_TX_D_CAL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBPHY_TX_D_CAL_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBPHY_TX_D_CAL_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBPHY_TX_CAL45DP_MASK (0xF000000U)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBPHY_TX_CAL45DP_SHIFT (24U)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBPHY_TX_CAL45DP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBPHY_TX_CAL45DP_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBPHY_TX_CAL45DP_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBPHY_TX_CAL45DM_MASK (0xF0000000U)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBPHY_TX_CAL45DM_SHIFT (28U)
#define USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBPHY_TX_CAL45DM(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBPHY_TX_CAL45DM_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_SET_TRIM_USBPHY_TX_CAL45DM_MASK)
/*! @name TRIM_OVERRIDE_EN_CLR - USB PHY Trim Override Enable Register */
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_DIV_SEL_OVERRIDE_MASK (0x1U)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_DIV_SEL_OVERRIDE_SHIFT (0U)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_DIV_SEL_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_DIV_SEL_OVERRIDE_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_DIV_SEL_OVERRIDE_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE_MASK (0x2U)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE_SHIFT (1U)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_TX_D_CAL_OVERRIDE_MASK (0x4U)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_TX_D_CAL_OVERRIDE_SHIFT (2U)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_TX_D_CAL_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_TX_D_CAL_OVERRIDE_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_TX_D_CAL_OVERRIDE_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_TX_CAL45DP_OVERRIDE_MASK (0x8U)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_TX_CAL45DP_OVERRIDE_SHIFT (3U)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_TX_CAL45DP_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_TX_CAL45DP_OVERRIDE_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_TX_CAL45DP_OVERRIDE_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_TX_CAL45DM_OVERRIDE_MASK (0x10U)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_TX_CAL45DM_OVERRIDE_SHIFT (4U)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_TX_CAL45DM_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_TX_CAL45DM_OVERRIDE_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_TX_CAL45DM_OVERRIDE_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_PLL_CTRL0_DIV_SEL_MASK (0x30000U)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_PLL_CTRL0_DIV_SEL_SHIFT (16U)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_PLL_CTRL0_DIV_SEL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_PLL_CTRL0_DIV_SEL_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_PLL_CTRL0_DIV_SEL_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBx_REG_ENV_TAIL_ADJ_VD_MASK (0xC0000U)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBx_REG_ENV_TAIL_ADJ_VD_SHIFT (18U)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBx_REG_ENV_TAIL_ADJ_VD(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBx_REG_ENV_TAIL_ADJ_VD_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBx_REG_ENV_TAIL_ADJ_VD_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBPHY_TX_D_CAL_MASK (0xF00000U)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBPHY_TX_D_CAL_SHIFT (20U)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBPHY_TX_D_CAL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBPHY_TX_D_CAL_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBPHY_TX_D_CAL_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBPHY_TX_CAL45DP_MASK (0xF000000U)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBPHY_TX_CAL45DP_SHIFT (24U)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBPHY_TX_CAL45DP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBPHY_TX_CAL45DP_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBPHY_TX_CAL45DP_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBPHY_TX_CAL45DM_MASK (0xF0000000U)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBPHY_TX_CAL45DM_SHIFT (28U)
#define USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBPHY_TX_CAL45DM(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBPHY_TX_CAL45DM_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_CLR_TRIM_USBPHY_TX_CAL45DM_MASK)
/*! @name TRIM_OVERRIDE_EN_TOG - USB PHY Trim Override Enable Register */
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_DIV_SEL_OVERRIDE_MASK (0x1U)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_DIV_SEL_OVERRIDE_SHIFT (0U)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_DIV_SEL_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_DIV_SEL_OVERRIDE_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_DIV_SEL_OVERRIDE_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE_MASK (0x2U)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE_SHIFT (1U)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_ENV_TAIL_ADJ_VD_OVERRIDE_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_TX_D_CAL_OVERRIDE_MASK (0x4U)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_TX_D_CAL_OVERRIDE_SHIFT (2U)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_TX_D_CAL_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_TX_D_CAL_OVERRIDE_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_TX_D_CAL_OVERRIDE_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_TX_CAL45DP_OVERRIDE_MASK (0x8U)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_TX_CAL45DP_OVERRIDE_SHIFT (3U)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_TX_CAL45DP_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_TX_CAL45DP_OVERRIDE_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_TX_CAL45DP_OVERRIDE_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_TX_CAL45DM_OVERRIDE_MASK (0x10U)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_TX_CAL45DM_OVERRIDE_SHIFT (4U)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_TX_CAL45DM_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_TX_CAL45DM_OVERRIDE_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_TX_CAL45DM_OVERRIDE_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_PLL_CTRL0_DIV_SEL_MASK (0x30000U)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_PLL_CTRL0_DIV_SEL_SHIFT (16U)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_PLL_CTRL0_DIV_SEL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_PLL_CTRL0_DIV_SEL_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_PLL_CTRL0_DIV_SEL_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBx_REG_ENV_TAIL_ADJ_VD_MASK (0xC0000U)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBx_REG_ENV_TAIL_ADJ_VD_SHIFT (18U)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBx_REG_ENV_TAIL_ADJ_VD(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBx_REG_ENV_TAIL_ADJ_VD_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBx_REG_ENV_TAIL_ADJ_VD_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBPHY_TX_D_CAL_MASK (0xF00000U)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBPHY_TX_D_CAL_SHIFT (20U)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBPHY_TX_D_CAL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBPHY_TX_D_CAL_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBPHY_TX_D_CAL_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBPHY_TX_CAL45DP_MASK (0xF000000U)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBPHY_TX_CAL45DP_SHIFT (24U)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBPHY_TX_CAL45DP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBPHY_TX_CAL45DP_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBPHY_TX_CAL45DP_MASK)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBPHY_TX_CAL45DM_MASK (0xF0000000U)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBPHY_TX_CAL45DM_SHIFT (28U)
#define USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBPHY_TX_CAL45DM(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBPHY_TX_CAL45DM_SHIFT)) & USBPHY_TRIM_OVERRIDE_EN_TOG_TRIM_USBPHY_TX_CAL45DM_MASK)
/*!
* @}
*/ /* end of group USBPHY_Register_Masks */
/* USBPHY - Peripheral instance base addresses */
/** Peripheral USBPHY base address */
#define USBPHY_BASE (0x400A2000u)
/** Peripheral USBPHY base pointer */
#define USBPHY ((USBPHY_TypeDef *)USBPHY_BASE)
/** Array initializer of USBPHY peripheral base addresses */
#define USBPHY_BASE_ADDRS { USBPHY_BASE }
/** Array initializer of USBPHY peripheral base pointers */
#define USBPHY_BASE_PTRS { USBPHY }
/*!
* @}
*/ /* end of group USBPHY_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- VREF Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup VREF_Peripheral_Access_Layer VREF Peripheral Access Layer
* @{
*/
/** VREF - Register Layout Typedef */
typedef struct {
__IO uint8_t TRM; /**< VREF Trim Register, offset: 0x0 */
__IO uint8_t SC; /**< VREF Status and Control Register, offset: 0x1 */
} VREF_TypeDef;
/* ----------------------------------------------------------------------------
-- VREF Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup VREF_Register_Masks VREF Register Masks
* @{
*/
/*! @name TRM - VREF Trim Register */
#define VREF_TRM_TRIM_MASK (0x3FU)
#define VREF_TRM_TRIM_SHIFT (0U)
#define VREF_TRM_TRIM_SET(x) (((uint8_t)(((uint8_t)(x)) << VREF_TRM_TRIM_SHIFT)) & VREF_TRM_TRIM_MASK)
#define VREF_TRM_TRIM VREF_TRM_TRIM_MASK
#define VREF_TRM_CHOPEN_MASK (0x40U)
#define VREF_TRM_CHOPEN_SHIFT (6U)
#define VREF_TRM_CHOPEN_SET(x) (((uint8_t)(((uint8_t)(x)) << VREF_TRM_CHOPEN_SHIFT)) & VREF_TRM_CHOPEN_MASK)
#define VREF_TRM_CHOPEN VREF_TRM_CHOPEN_MASK
/*! @name SC - VREF Status and Control Register */
#define VREF_SC_MODE_LV_MASK (0x3U)
#define VREF_SC_MODE_LV_SHIFT (0U)
#define VREF_SC_MODE_LV_SET(x) (((uint8_t)(((uint8_t)(x)) << VREF_SC_MODE_LV_SHIFT)) & VREF_SC_MODE_LV_MASK)
#define VREF_SC_MODE_LV VREF_SC_MODE_LV_MASK
#define VREF_SC_VREFST_MASK (0x4U)
#define VREF_SC_VREFST_SHIFT (2U)
#define VREF_SC_VREFST_SET(x) (((uint8_t)(((uint8_t)(x)) << VREF_SC_VREFST_SHIFT)) & VREF_SC_VREFST_MASK)
#define VREF_SC_VREFST VREF_SC_VREFST_MASK
#define VREF_SC_ICOMPEN_MASK (0x20U)
#define VREF_SC_ICOMPEN_SHIFT (5U)
#define VREF_SC_ICOMPEN_SET(x) (((uint8_t)(((uint8_t)(x)) << VREF_SC_ICOMPEN_SHIFT)) & VREF_SC_ICOMPEN_MASK)
#define VREF_SC_ICOMPEN VREF_SC_ICOMPEN_MASK
#define VREF_SC_REGEN_MASK (0x40U)
#define VREF_SC_REGEN_SHIFT (6U)
#define VREF_SC_REGEN_SET(x) (((uint8_t)(((uint8_t)(x)) << VREF_SC_REGEN_SHIFT)) & VREF_SC_REGEN_MASK)
#define VREF_SC_REGEN VREF_SC_REGEN_MASK
#define VREF_SC_VREFEN_MASK (0x80U)
#define VREF_SC_VREFEN_SHIFT (7U)
#define VREF_SC_VREFEN_SET(x) (((uint8_t)(((uint8_t)(x)) << VREF_SC_VREFEN_SHIFT)) & VREF_SC_VREFEN_MASK)
#define VREF_SC_VREFEN VREF_SC_VREFEN_MASK
/*!
* @}
*/ /* end of group VREF_Register_Masks */
/* VREF - Peripheral instance base addresses */
/** Peripheral VREF base address */
#define VREF_BASE (0x40074000u)
/** Peripheral VREF base pointer */
#define VREF ((VREF_TypeDef *)VREF_BASE)
/** Array initializer of VREF peripheral base addresses */
#define VREF_BASE_ADDRS { VREF_BASE }
/** Array initializer of VREF peripheral base pointers */
#define VREF_BASE_PTRS { VREF }
/*!
* @}
*/ /* end of group VREF_Peripheral_Access_Layer */
/* ----------------------------------------------------------------------------
-- WDOG Peripheral Access Layer
---------------------------------------------------------------------------- */
/*!
* @addtogroup WDOG_Peripheral_Access_Layer WDOG Peripheral Access Layer
* @{
*/
/** WDOG - Register Layout Typedef */
typedef struct {
__IO uint16_t STCTRLH; /**< Watchdog Status and Control Register High, offset: 0x0 */
__IO uint16_t STCTRLL; /**< Watchdog Status and Control Register Low, offset: 0x2 */
__IO uint16_t TOVALH; /**< Watchdog Time-out Value Register High, offset: 0x4 */
__IO uint16_t TOVALL; /**< Watchdog Time-out Value Register Low, offset: 0x6 */
__IO uint16_t WINH; /**< Watchdog Window Register High, offset: 0x8 */
__IO uint16_t WINL; /**< Watchdog Window Register Low, offset: 0xA */
__IO uint16_t REFRESH; /**< Watchdog Refresh register, offset: 0xC */
__IO uint16_t UNLOCK; /**< Watchdog Unlock register, offset: 0xE */
__IO uint16_t TMROUTH; /**< Watchdog Timer Output Register High, offset: 0x10 */
__IO uint16_t TMROUTL; /**< Watchdog Timer Output Register Low, offset: 0x12 */
__IO uint16_t RSTCNT; /**< Watchdog Reset Count register, offset: 0x14 */
__IO uint16_t PRESC; /**< Watchdog Prescaler register, offset: 0x16 */
} WDOG_TypeDef;
/* ----------------------------------------------------------------------------
-- WDOG Register Masks
---------------------------------------------------------------------------- */
/*!
* @addtogroup WDOG_Register_Masks WDOG Register Masks
* @{
*/
/*! @name STCTRLH - Watchdog Status and Control Register High */
#define WDOG_STCTRLH_WDOGEN_MASK (0x1U)
#define WDOG_STCTRLH_WDOGEN_SHIFT (0U)
#define WDOG_STCTRLH_WDOGEN_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_WDOGEN_SHIFT)) & WDOG_STCTRLH_WDOGEN_MASK)
#define WDOG_STCTRLH_WDOGEN WDOG_STCTRLH_WDOGEN_SET(1)
#define WDOG_STCTRLH_CLKSRC_MASK (0x2U)
#define WDOG_STCTRLH_CLKSRC_SHIFT (1U)
#define WDOG_STCTRLH_CLKSRC_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_CLKSRC_SHIFT)) & WDOG_STCTRLH_CLKSRC_MASK)
#define WDOG_STCTRLH_CLKSRC WDOG_STCTRLH_CLKSRC_MASK
#define WDOG_STCTRLH_IRQRSTEN_MASK (0x4U)
#define WDOG_STCTRLH_IRQRSTEN_SHIFT (2U)
#define WDOG_STCTRLH_IRQRSTEN_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_IRQRSTEN_SHIFT)) & WDOG_STCTRLH_IRQRSTEN_MASK)
#define WDOG_STCTRLH_IRQRSTEN WDOG_STCTRLH_IRQRSTEN_MASK
#define WDOG_STCTRLH_WINEN_MASK (0x8U)
#define WDOG_STCTRLH_WINEN_SHIFT (3U)
#define WDOG_STCTRLH_WINEN_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_WINEN_SHIFT)) & WDOG_STCTRLH_WINEN_MASK)
#define WDOG_STCTRLH_WINEN WDOG_STCTRLH_WINEN_MASK
#define WDOG_STCTRLH_ALLOWUPDATE_MASK (0x10U)
#define WDOG_STCTRLH_ALLOWUPDATE_SHIFT (4U)
#define WDOG_STCTRLH_ALLOWUPDATE_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_ALLOWUPDATE_SHIFT)) & WDOG_STCTRLH_ALLOWUPDATE_MASK)
#define WDOG_STCTRLH_ALLOWUPDATE WDOG_STCTRLH_ALLOWUPDATE_MASK
#define WDOG_STCTRLH_DBGEN_MASK (0x20U)
#define WDOG_STCTRLH_DBGEN_SHIFT (5U)
#define WDOG_STCTRLH_DBGEN_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_DBGEN_SHIFT)) & WDOG_STCTRLH_DBGEN_MASK)
#define WDOG_STCTRLH_DBGEN WDOG_STCTRLH_DBGEN_MASK
#define WDOG_STCTRLH_STOPEN_MASK (0x40U)
#define WDOG_STCTRLH_STOPEN_SHIFT (6U)
#define WDOG_STCTRLH_STOPEN_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_STOPEN_SHIFT)) & WDOG_STCTRLH_STOPEN_MASK)
#define WDOG_STCTRLH_STOPEN WDOG_STCTRLH_STOPEN_MASK
#define WDOG_STCTRLH_WAITEN_MASK (0x80U)
#define WDOG_STCTRLH_WAITEN_SHIFT (7U)
#define WDOG_STCTRLH_WAITEN_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_WAITEN_SHIFT)) & WDOG_STCTRLH_WAITEN_MASK)
#define WDOG_STCTRLH_WAITEN WDOG_STCTRLH_WAITEN_MASK
#define WDOG_STCTRLH_TESTWDOG_MASK (0x400U)
#define WDOG_STCTRLH_TESTWDOG_SHIFT (10U)
#define WDOG_STCTRLH_TESTWDOG_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_TESTWDOG_SHIFT)) & WDOG_STCTRLH_TESTWDOG_MASK)
#define WDOG_STCTRLH_TESTWDOG WDOG_STCTRLH_TESTWDOG_MASK
#define WDOG_STCTRLH_TESTSEL_MASK (0x800U)
#define WDOG_STCTRLH_TESTSEL_SHIFT (11U)
#define WDOG_STCTRLH_TESTSEL_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_TESTSEL_SHIFT)) & WDOG_STCTRLH_TESTSEL_MASK)
#define WDOG_STCTRLH_TESTSEL WDOG_STCTRLH_TESTSEL_MASK
#define WDOG_STCTRLH_BYTESEL_MASK (0x3000U)
#define WDOG_STCTRLH_BYTESEL_SHIFT (12U)
#define WDOG_STCTRLH_BYTESEL_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_BYTESEL_SHIFT)) & WDOG_STCTRLH_BYTESEL_MASK)
#define WDOG_STCTRLH_BYTESEL WDOG_STCTRLH_BYTESEL_MASK
#define WDOG_STCTRLH_DISTESTWDOG_MASK (0x4000U)
#define WDOG_STCTRLH_DISTESTWDOG_SHIFT (14U)
#define WDOG_STCTRLH_DISTESTWDOG_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLH_DISTESTWDOG_SHIFT)) & WDOG_STCTRLH_DISTESTWDOG_MASK)
#define WDOG_STCTRLH_DISTESTWDOG WDOG_STCTRLH_DISTESTWDOG_MASK
/*! @name STCTRLL - Watchdog Status and Control Register Low */
#define WDOG_STCTRLL_INTFLG_MASK (0x8000U)
#define WDOG_STCTRLL_INTFLG_SHIFT (15U)
#define WDOG_STCTRLL_INTFLG_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_STCTRLL_INTFLG_SHIFT)) & WDOG_STCTRLL_INTFLG_MASK)
#define WDOG_STCTRLL_INTFLG WDOG_STCTRLL_INTFLG_MASK
/*! @name TOVALH - Watchdog Time-out Value Register High */
#define WDOG_TOVALH_TOVALHIGH_MASK (0xFFFFU)
#define WDOG_TOVALH_TOVALHIGH_SHIFT (0U)
#define WDOG_TOVALH_TOVALHIGH_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_TOVALH_TOVALHIGH_SHIFT)) & WDOG_TOVALH_TOVALHIGH_MASK)
#define WDOG_TOVALH_TOVALHIGH WDOG_TOVALH_TOVALHIGH_MASK
/*! @name TOVALL - Watchdog Time-out Value Register Low */
#define WDOG_TOVALL_TOVALLOW_MASK (0xFFFFU)
#define WDOG_TOVALL_TOVALLOW_SHIFT (0U)
#define WDOG_TOVALL_TOVALLOW_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_TOVALL_TOVALLOW_SHIFT)) & WDOG_TOVALL_TOVALLOW_MASK)
#define WDOG_TOVALL_TOVALLOW WDOG_TOVALL_TOVALLOW_MASK
/*! @name WINH - Watchdog Window Register High */
#define WDOG_WINH_WINHIGH_MASK (0xFFFFU)
#define WDOG_WINH_WINHIGH_SHIFT (0U)
#define WDOG_WINH_WINHIGH_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WINH_WINHIGH_SHIFT)) & WDOG_WINH_WINHIGH_MASK)
#define WDOG_WINH_WINHIGH WDOG_WINH_WINHIGH_MASK
/*! @name WINL - Watchdog Window Register Low */
#define WDOG_WINL_WINLOW_MASK (0xFFFFU)
#define WDOG_WINL_WINLOW_SHIFT (0U)
#define WDOG_WINL_WINLOW_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WINL_WINLOW_SHIFT)) & WDOG_WINL_WINLOW_MASK)
#define WDOG_WINL_WINLOW WDOG_WINL_WINLOW_MASK
/*! @name REFRESH - Watchdog Refresh register */
#define WDOG_REFRESH_WDOGREFRESH_MASK (0xFFFFU)
#define WDOG_REFRESH_WDOGREFRESH_SHIFT (0U)
#define WDOG_REFRESH_WDOGREFRESH_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_REFRESH_WDOGREFRESH_SHIFT)) & WDOG_REFRESH_WDOGREFRESH_MASK)
#define WDOG_REFRESH_WDOGREFRESH WDOG_REFRESH_WDOGREFRESH_MASK
/*! @name UNLOCK - Watchdog Unlock register */
#define WDOG_UNLOCK_WDOGUNLOCK_MASK (0xFFFFU)
#define WDOG_UNLOCK_WDOGUNLOCK_SHIFT (0U)
#define WDOG_UNLOCK_WDOGUNLOCK_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_UNLOCK_WDOGUNLOCK_SHIFT)) & WDOG_UNLOCK_WDOGUNLOCK_MASK)
#define WDOG_UNLOCK_WDOGUNLOCK WDOG_UNLOCK_WDOGUNLOCK_MASK
/*! @name TMROUTH - Watchdog Timer Output Register High */
#define WDOG_TMROUTH_TIMEROUTHIGH_MASK (0xFFFFU)
#define WDOG_TMROUTH_TIMEROUTHIGH_SHIFT (0U)
#define WDOG_TMROUTH_TIMEROUTHIGH_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_TMROUTH_TIMEROUTHIGH_SHIFT)) & WDOG_TMROUTH_TIMEROUTHIGH_MASK)
#define WDOG_TMROUTH_TIMEROUTHIGH WDOG_TMROUTH_TIMEROUTHIGH_MASK
/*! @name TMROUTL - Watchdog Timer Output Register Low */
#define WDOG_TMROUTL_TIMEROUTLOW_MASK (0xFFFFU)
#define WDOG_TMROUTL_TIMEROUTLOW_SHIFT (0U)
#define WDOG_TMROUTL_TIMEROUTLOW_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_TMROUTL_TIMEROUTLOW_SHIFT)) & WDOG_TMROUTL_TIMEROUTLOW_MASK)
#define WDOG_TMROUTL_TIMEROUTLOW WDOG_TMROUTL_TIMEROUTLOW_MASK
/*! @name RSTCNT - Watchdog Reset Count register */
#define WDOG_RSTCNT_RSTCNT_MASK (0xFFFFU)
#define WDOG_RSTCNT_RSTCNT_SHIFT (0U)
#define WDOG_RSTCNT_RSTCNT_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_RSTCNT_RSTCNT_SHIFT)) & WDOG_RSTCNT_RSTCNT_MASK)
#define WDOG_RSTCNT_RSTCNT WDOG_RSTCNT_RSTCNT_MASK
/*! @name PRESC - Watchdog Prescaler register */
#define WDOG_PRESC_PRESCVAL_MASK (0x700U)
#define WDOG_PRESC_PRESCVAL_SHIFT (8U)
#define WDOG_PRESC_PRESCVAL_SET(x) (((uint16_t)(((uint16_t)(x)) << WDOG_PRESC_PRESCVAL_SHIFT)) & WDOG_PRESC_PRESCVAL_MASK)
#define WDOG_PRESC_PRESCVAL WDOG_PRESC_PRESCVAL_MASK
/*!
* @}
*/ /* end of group WDOG_Register_Masks */
/* WDOG - Peripheral instance base addresses */
/** Peripheral WDOG base address */
#define WDOG_BASE (0x40052000u)
/** Peripheral WDOG base pointer */
#define WDOG ((WDOG_TypeDef *)WDOG_BASE)
/** Array initializer of WDOG peripheral base addresses */
#define WDOG_BASE_ADDRS { WDOG_BASE }
/** Array initializer of WDOG peripheral base pointers */
#define WDOG_BASE_PTRS { WDOG }
/** Interrupt vectors for the WDOG peripheral type */
#define WDOG_IRQS { WDOG_EWM_IRQn }
/*!
* @}
*/ /* end of group WDOG_Peripheral_Access_Layer */
/*
** End of section using anonymous unions
*/
#if defined(__ARMCC_VERSION)
#if (__ARMCC_VERSION >= 6010050)
#pragma clang diagnostic pop
#else
#pragma pop
#endif
#elif defined(__CWCC__)
#pragma pop
#elif defined(__GNUC__)
/* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
#pragma language=default
#else
#error Not supported compiler type
#endif
/*!
* @}
*/ /* end of group Peripheral_access_layer */
/* ----------------------------------------------------------------------------
-- Macros for use with bit field definitions (xxx_SHIFT, xxx_MASK).
---------------------------------------------------------------------------- */
/*!
* @addtogroup Bit_Field_Generic_Macros Macros for use with bit field definitions (xxx_SHIFT, xxx_MASK).
* @{
*/
#if defined(__ARMCC_VERSION)
#if (__ARMCC_VERSION >= 6010050)
#pragma clang system_header
#endif
#elif defined(__IAR_SYSTEMS_ICC__)
#pragma system_include
#endif
/**
* @brief Mask and left-shift a bit field value for use in a register bit range.
* @param field Name of the register bit field.
* @param value Value of the bit field.
* @return Masked and shifted value.
*/
#define NXP_VAL2FLD(field, value) (((value) << (field ## _SHIFT)) & (field ## _MASK))
/**
* @brief Mask and right-shift a register value to extract a bit field value.
* @param field Name of the register bit field.
* @param value Value of the register.
* @return Masked and shifted bit field value.
*/
#define NXP_FLD2VAL(field, value) (((value) & (field ## _MASK)) >> (field ## _SHIFT))
/*!
* @}
*/ /* end of group Bit_Field_Generic_Macros */
/* ----------------------------------------------------------------------------
-- SDK Compatibility
---------------------------------------------------------------------------- */
/*!
* @addtogroup SDK_Compatibility_Symbols SDK Compatibility
* @{
*/
#define ENET_RMON_R_DROP_REG(base) ENET_IEEE_R_DROP_REG(base)
#define ENET_RMON_R_FRAME_OK_REG(base) ENET_IEEE_R_FRAME_OK_REG(base)
#define FMC_PFB0CR_RFU_MASK FMC_PFB01CR_RFU_MASK
#define FMC_PFB0CR_RFU_SHIFT FMC_PFB01CR_RFU_SHIFT
#define FMC_PFB0CR_B0IPE_MASK FMC_PFB01CR_B0IPE_MASK
#define FMC_PFB0CR_B0IPE_SHIFT FMC_PFB01CR_B0IPE_SHIFT
#define FMC_PFB0CR_B0DPE_MASK FMC_PFB01CR_B0DPE_MASK
#define FMC_PFB0CR_B0DPE_SHIFT FMC_PFB01CR_B0DPE_SHIFT
#define FMC_PFB0CR_B0ICE_MASK FMC_PFB01CR_B0ICE_MASK
#define FMC_PFB0CR_B0ICE_SHIFT FMC_PFB01CR_B0ICE_SHIFT
#define FMC_PFB0CR_B0DCE_MASK FMC_PFB01CR_B0DCE_MASK
#define FMC_PFB0CR_B0DCE_SHIFT FMC_PFB01CR_B0DCE_SHIFT
#define FMC_PFB0CR_CRC_MASK FMC_PFB01CR_CRC_MASK
#define FMC_PFB0CR_CRC_SHIFT FMC_PFB01CR_CRC_SHIFT
#define FMC_PFB0CR_CRC_SET(x) FMC_PFB01CR_CRC(x)
#define FMC_PFB0CR_CRC FMC_PFB0CR_CRC_MASK
#define FMC_PFB0CR_B0MW_MASK FMC_PFB01CR_B0MW_MASK
#define FMC_PFB0CR_B0MW_SHIFT FMC_PFB01CR_B0MW_SHIFT
#define FMC_PFB0CR_B0MW_SET(x) FMC_PFB01CR_B0MW(x)
#define FMC_PFB0CR_B0MW FMC_PFB0CR_B0MW_MASK
#define FMC_PFB0CR_S_B_INV_MASK FMC_PFB01CR_S_B_INV_MASK
#define FMC_PFB0CR_S_B_INV_SHIFT FMC_PFB01CR_S_B_INV_SHIFT
#define FMC_PFB0CR_CINV_WAY_MASK FMC_PFB01CR_CINV_WAY_MASK
#define FMC_PFB0CR_CINV_WAY_SHIFT FMC_PFB01CR_CINV_WAY_SHIFT
#define FMC_PFB0CR_CINV_WAY_SET(x) FMC_PFB01CR_CINV_WAY(x)
#define FMC_PFB0CR_CINV_WAY FMC_PFB0CR_CINV_WAY_MASK
#define FMC_PFB0CR_CLCK_WAY_MASK FMC_PFB01CR_CLCK_WAY_MASK
#define FMC_PFB0CR_CLCK_WAY_SHIFT FMC_PFB01CR_CLCK_WAY_SHIFT
#define FMC_PFB0CR_CLCK_WAY_SET(x) FMC_PFB01CR_CLCK_WAY(x)
#define FMC_PFB0CR_CLCK_WAY FMC_PFB0CR_CLCK_WAY_MASK
#define FMC_PFB0CR_B0RWSC_MASK FMC_PFB01CR_B0RWSC_MASK
#define FMC_PFB0CR_B0RWSC_SHIFT FMC_PFB01CR_B0RWSC_SHIFT
#define FMC_PFB0CR_B0RWSC_SET(x) FMC_PFB01CR_B0RWSC(x)
#define FMC_PFB0CR_B0RWSC FMC_PFB0CR_B0RWSC_MASK
#define FMC_PFB1CR_RFU_MASK FMC_PFB23CR_RFU_MASK
#define FMC_PFB1CR_RFU_SHIFT FMC_PFB23CR_RFU_SHIFT
#define FMC_PFB1CR_B1IPE_MASK FMC_PFB23CR_B1IPE_MASK
#define FMC_PFB1CR_B1IPE_SHIFT FMC_PFB23CR_B1IPE_SHIFT
#define FMC_PFB1CR_B1DPE_MASK FMC_PFB23CR_B1DPE_MASK
#define FMC_PFB1CR_B1DPE_SHIFT FMC_PFB23CR_B1DPE_SHIFT
#define FMC_PFB1CR_B1ICE_MASK FMC_PFB23CR_B1ICE_MASK
#define FMC_PFB1CR_B1ICE_SHIFT FMC_PFB23CR_B1ICE_SHIFT
#define FMC_PFB1CR_B1DCE_MASK FMC_PFB23CR_B1DCE_MASK
#define FMC_PFB1CR_B1DCE_SHIFT FMC_PFB23CR_B1DCE_SHIFT
#define FMC_PFB1CR_B1MW_MASK FMC_PFB23CR_B1MW_MASK
#define FMC_PFB1CR_B1MW_SHIFT FMC_PFB23CR_B1MW_SHIFT
#define FMC_PFB1CR_B1MW_SET(x) FMC_PFB23CR_B1MW(x)
#define FMC_PFB1CR_B1MW FMC_PFB1CR_B1MW_MASK
#define FMC_PFB1CR_B1RWSC_MASK FMC_PFB23CR_B1RWSC_MASK
#define FMC_PFB1CR_B1RWSC_SHIFT FMC_PFB23CR_B1RWSC_SHIFT
#define FMC_PFB1CR_B1RWSC_SET(x) FMC_PFB23CR_B1RWSC(x)
#define FMC_PFB1CR_B1RWSC FMC_PFB1CR_B1RWSC_MASK
#define LLWU_PE8_WUPE130_MASK LLWU_PE8_WUPE30_MASK
#define LLWU_PE8_WUPE130_SHIFT LLWU_PE8_WUPE30_SHIFT
#define LLWU_PE8_WUPE130_SET(x) LLWU_PE8_WUPE30(x)
#define LLWU_PE8_WUPE130 LLWU_PE8_WUPE130_MASK
#define MCG_C2_EREFS0_MASK MCG_C2_EREFS_MASK
#define MCG_C2_EREFS0_SHIFT MCG_C2_EREFS_SHIFT
#define MCG_C2_HGO0_MASK MCG_C2_HGO_MASK
#define MCG_C2_HGO0_SHIFT MCG_C2_HGO_SHIFT
#define MCG_C2_RANGE0_MASK MCG_C2_RANGE_MASK
#define MCG_C2_RANGE0_SHIFT MCG_C2_RANGE_SHIFT
#define MCG_C2_RANGE0_SET(x) MCG_C2_RANGE(x)
#define MCG_C2_RANGE0 MCG_C2_RANGE0_MASK
#define PMC_REGSC_BGBDS_MASK This_symbol_has_been_deprecated
#define PMC_REGSC_BGBDS_SHIFT This_symbol_has_been_deprecated
#define SDHC_VENDOR_EXTDMAEN_MASK This_symbol_has_been_deprecated
#define SDHC_VENDOR_EXTDMAEN_SHIFT This_symbol_has_been_deprecated
#define SDRAM_CTRL_COC_MASK This_symbol_has_been_deprecated
#define SDRAM_CTRL_COC_SHIFT This_symbol_has_been_deprecated
#define SDRAM_CTRL_NAM_MASK This_symbol_has_been_deprecated
#define SDRAM_CTRL_NAM_SHIFT This_symbol_has_been_deprecated
#define SMC_STOPCTRL_LPOPO_MASK This_symbol_has_been_deprecated
#define SMC_STOPCTRL_LPOPO_SHIFT This_symbol_has_been_deprecated
#define UARTx_C6_CP_MASK This_symbol_has_been_deprecated
#define UARTx_C6_CP_SHIFT This_symbol_has_been_deprecated
#define UARTx_C6_CE_MASK This_symbol_has_been_deprecated
#define UARTx_C6_CE_SHIFT This_symbol_has_been_deprecated
#define UARTx_C6_TX709_MASK This_symbol_has_been_deprecated
#define UARTx_C6_TX709_SHIFT This_symbol_has_been_deprecated
#define UARTx_C6_EN709_MASK This_symbol_has_been_deprecated
#define UARTx_C6_EN709_SHIFT This_symbol_has_been_deprecated
#define UARTx_PCTH_PCTH_MASK This_symbol_has_been_deprecated
#define UARTx_PCTH_PCTH_SHIFT This_symbol_has_been_deprecated
#define UARTx_PCTH_PCTH_SET(x) This_symbol_has_been_deprecated
#define UARTx_PCTH_PCTH UARTx_PCTH_PCTH_MASK
#define UARTx_PCTL_PCTL_MASK This_symbol_has_been_deprecated
#define UARTx_PCTL_PCTL_SHIFT This_symbol_has_been_deprecated
#define UARTx_PCTL_PCTL_SET(x) This_symbol_has_been_deprecated
#define UARTx_PCTL_PCTL UARTx_PCTL_PCTL_MASK
#define UARTx_IE0_CPTXIE_MASK This_symbol_has_been_deprecated
#define UARTx_IE0_CPTXIE_SHIFT This_symbol_has_been_deprecated
#define UARTx_IE0_CTXDIE_MASK This_symbol_has_been_deprecated
#define UARTx_IE0_CTXDIE_SHIFT This_symbol_has_been_deprecated
#define UARTx_IE0_RPLOFIE_MASK This_symbol_has_been_deprecated
#define UARTx_IE0_RPLOFIE_SHIFT This_symbol_has_been_deprecated
#define UARTx_SDTH_SDTH_MASK This_symbol_has_been_deprecated
#define UARTx_SDTH_SDTH_SHIFT This_symbol_has_been_deprecated
#define UARTx_SDTH_SDTH_SET(x) This_symbol_has_been_deprecated
#define UARTx_SDTH_SDTH UARTx_SDTH_SDTH_MASK
#define UARTx_SDTL_SDTL_MASK This_symbol_has_been_deprecated
#define UARTx_SDTL_SDTL_SHIFT This_symbol_has_been_deprecated
#define UARTx_SDTL_SDTL_SET(x) This_symbol_has_been_deprecated
#define UARTx_SDTL_SDTL UARTx_SDTL_SDTL_MASK
#define UARTx_PRE_PREAMBLE_MASK This_symbol_has_been_deprecated
#define UARTx_PRE_PREAMBLE_SHIFT This_symbol_has_been_deprecated
#define UARTx_PRE_PREAMBLE_SET(x) This_symbol_has_been_deprecated
#define UARTx_PRE_PREAMBLE UARTx_PRE_PREAMBLE_MASK
#define UARTx_TPL_TPL_MASK This_symbol_has_been_deprecated
#define UARTx_TPL_TPL_SHIFT This_symbol_has_been_deprecated
#define UARTx_TPL_TPL_SET(x) This_symbol_has_been_deprecated
#define UARTx_TPL_TPL UARTx_TPL_TPL_MASK
#define UARTx_IE_TXDIE_MASK This_symbol_has_been_deprecated
#define UARTx_IE_TXDIE_SHIFT This_symbol_has_been_deprecated
#define UARTx_IE_PSIE_MASK This_symbol_has_been_deprecated
#define UARTx_IE_PSIE_SHIFT This_symbol_has_been_deprecated
#define UARTx_IE_PCTEIE_MASK This_symbol_has_been_deprecated
#define UARTx_IE_PCTEIE_SHIFT This_symbol_has_been_deprecated
#define UARTx_IE_PTXIE_MASK This_symbol_has_been_deprecated
#define UARTx_IE_PTXIE_SHIFT This_symbol_has_been_deprecated
#define UARTx_IE_PRXIE_MASK This_symbol_has_been_deprecated
#define UARTx_IE_PRXIE_SHIFT This_symbol_has_been_deprecated
#define UARTx_IE_ISDIE_MASK This_symbol_has_been_deprecated
#define UARTx_IE_ISDIE_SHIFT This_symbol_has_been_deprecated
#define UARTx_IE_WBEIE_MASK This_symbol_has_been_deprecated
#define UARTx_IE_WBEIE_SHIFT This_symbol_has_been_deprecated
#define UARTx_IE_PEIE_MASK This_symbol_has_been_deprecated
#define UARTx_IE_PEIE_SHIFT This_symbol_has_been_deprecated
#define UARTx_WB_WBASE_MASK This_symbol_has_been_deprecated
#define UARTx_WB_WBASE_SHIFT This_symbol_has_been_deprecated
#define UARTx_WB_WBASE_SET(x) This_symbol_has_been_deprecated
#define UARTx_WB_WBASE UARTx_WB_WBASE_MASK
#define UARTx_S3_TXFF_MASK This_symbol_has_been_deprecated
#define UARTx_S3_TXFF_SHIFT This_symbol_has_been_deprecated
#define UARTx_S3_PSF_MASK This_symbol_has_been_deprecated
#define UARTx_S3_PSF_SHIFT This_symbol_has_been_deprecated
#define UARTx_S3_PCTEF_MASK This_symbol_has_been_deprecated
#define UARTx_S3_PCTEF_SHIFT This_symbol_has_been_deprecated
#define UARTx_S3_PTXF_MASK This_symbol_has_been_deprecated
#define UARTx_S3_PTXF_SHIFT This_symbol_has_been_deprecated
#define UARTx_S3_PRXF_MASK This_symbol_has_been_deprecated
#define UARTx_S3_PRXF_SHIFT This_symbol_has_been_deprecated
#define UARTx_S3_ISD_MASK This_symbol_has_been_deprecated
#define UARTx_S3_ISD_SHIFT This_symbol_has_been_deprecated
#define UARTx_S3_WBEF_MASK This_symbol_has_been_deprecated
#define UARTx_S3_WBEF_SHIFT This_symbol_has_been_deprecated
#define UARTx_S3_PEF_MASK This_symbol_has_been_deprecated
#define UARTx_S3_PEF_SHIFT This_symbol_has_been_deprecated
#define UARTx_S4_FE_MASK This_symbol_has_been_deprecated
#define UARTx_S4_FE_SHIFT This_symbol_has_been_deprecated
#define UARTx_S4_TXDF_MASK This_symbol_has_been_deprecated
#define UARTx_S4_TXDF_SHIFT This_symbol_has_been_deprecated
#define UARTx_S4_CDET_MASK This_symbol_has_been_deprecated
#define UARTx_S4_CDET_SHIFT This_symbol_has_been_deprecated
#define UARTx_S4_CDET_SET(x) This_symbol_has_been_deprecated
#define UARTx_S4_CDET UARTx_S4_CDET_MASK
#define UARTx_S4_RPLOF_MASK This_symbol_has_been_deprecated
#define UARTx_S4_RPLOF_SHIFT This_symbol_has_been_deprecated
#define UARTx_S4_LNF_MASK This_symbol_has_been_deprecated
#define UARTx_S4_LNF_SHIFT This_symbol_has_been_deprecated
#define UARTx_RPL_RPL_MASK This_symbol_has_been_deprecated
#define UARTx_RPL_RPL_SHIFT This_symbol_has_been_deprecated
#define UARTx_RPL_RPL_SET(x) This_symbol_has_been_deprecated
#define UARTx_RPL_RPL UARTx_RPL_RPL_MASK
#define UARTx_RPREL_RPREL_MASK This_symbol_has_been_deprecated
#define UARTx_RPREL_RPREL_SHIFT This_symbol_has_been_deprecated
#define UARTx_RPREL_RPREL_SET(x) This_symbol_has_been_deprecated
#define UARTx_RPREL_RPREL UARTx_RPREL_RPREL_MASK
#define UARTx_CPW_CPW_MASK This_symbol_has_been_deprecated
#define UARTx_CPW_CPW_SHIFT This_symbol_has_been_deprecated
#define UARTx_CPW_CPW_SET(x) This_symbol_has_been_deprecated
#define UARTx_CPW_CPW UARTx_CPW_CPW_MASK
#define UARTx_RIDTH_RIDTH_MASK This_symbol_has_been_deprecated
#define UARTx_RIDTH_RIDTH_SHIFT This_symbol_has_been_deprecated
#define UARTx_RIDTH_RIDTH_SET(x) This_symbol_has_been_deprecated
#define UARTx_RIDTH_RIDTH UARTx_RIDTH_RIDTH_MASK
#define UARTx_RIDTL_RIDTL_MASK This_symbol_has_been_deprecated
#define UARTx_RIDTL_RIDTL_SHIFT This_symbol_has_been_deprecated
#define UARTx_RIDTL_RIDTL_SET(x) This_symbol_has_been_deprecated
#define UARTx_RIDTL_RIDTL UARTx_RIDTL_RIDTL_MASK
#define UARTx_TIDTH_TIDTH_MASK This_symbol_has_been_deprecated
#define UARTx_TIDTH_TIDTH_SHIFT This_symbol_has_been_deprecated
#define UARTx_TIDTH_TIDTH_SET(x) This_symbol_has_been_deprecated
#define UARTx_TIDTH_TIDTH UARTx_TIDTH_TIDTH_MASK
#define UARTx_TIDTL_TIDTL_MASK This_symbol_has_been_deprecated
#define UARTx_TIDTL_TIDTL_SHIFT This_symbol_has_been_deprecated
#define UARTx_TIDTL_TIDTL_SET(x) This_symbol_has_been_deprecated
#define UARTx_TIDTL_TIDTL UARTx_TIDTL_TIDTL_MASK
#define UARTx_RB1TH_RB1TH_MASK This_symbol_has_been_deprecated
#define UARTx_RB1TH_RB1TH_SHIFT This_symbol_has_been_deprecated
#define UARTx_RB1TH_RB1TH_SET(x) This_symbol_has_been_deprecated
#define UARTx_RB1TH_RB1TH UARTx_RB1TH_RB1TH_MASK
#define UARTx_RB1TL_RB1TL_MASK This_symbol_has_been_deprecated
#define UARTx_RB1TL_RB1TL_SHIFT This_symbol_has_been_deprecated
#define UARTx_RB1TL_RB1TL_SET(x) This_symbol_has_been_deprecated
#define UARTx_RB1TL_RB1TL UARTx_RB1TL_RB1TL_MASK
#define UARTx_TB1TH_TB1TH_MASK This_symbol_has_been_deprecated
#define UARTx_TB1TH_TB1TH_SHIFT This_symbol_has_been_deprecated
#define UARTx_TB1TH_TB1TH_SET(x) This_symbol_has_been_deprecated
#define UARTx_TB1TH_TB1TH UARTx_TB1TH_TB1TH_MASK
#define UARTx_TB1TL_TB1TL_MASK This_symbol_has_been_deprecated
#define UARTx_TB1TL_TB1TL_SHIFT This_symbol_has_been_deprecated
#define UARTx_TB1TL_TB1TL_SET(x) This_symbol_has_been_deprecated
#define UARTx_TB1TL_TB1TL UARTx_TB1TL_TB1TL_MASK
#define UARTx_PROG_REG_MIN_DMC1_MASK This_symbol_has_been_deprecated
#define UARTx_PROG_REG_MIN_DMC1_SHIFT This_symbol_has_been_deprecated
#define UARTx_PROG_REG_MIN_DMC1_SET(x) This_symbol_has_been_deprecated
#define UARTx_PROG_REG_MIN_DMC1 UARTx_PROG_REG_MIN_DMC1_MASK
#define UARTx_PROG_REG_LCV_LEN_MASK This_symbol_has_been_deprecated
#define UARTx_PROG_REG_LCV_LEN_SHIFT This_symbol_has_been_deprecated
#define UARTx_PROG_REG_LCV_LEN_SET(x) This_symbol_has_been_deprecated
#define UARTx_PROG_REG_LCV_LEN UARTx_PROG_REG_LCV_LEN_MASK
#define UARTx_STATE_REG_SM_STATE_MASK This_symbol_has_been_deprecated
#define UARTx_STATE_REG_SM_STATE_SHIFT This_symbol_has_been_deprecated
#define UARTx_STATE_REG_SM_STATE_SET(x) This_symbol_has_been_deprecated
#define UARTx_STATE_REG_SM_STATE UARTx_STATE_REG_SM_STATE_MASK
#define UARTx_STATE_REG_TX_STATE_MASK This_symbol_has_been_deprecated
#define UARTx_STATE_REG_TX_STATE_SHIFT This_symbol_has_been_deprecated
#define UARTx_STATE_REG_TX_STATE_SET(x) This_symbol_has_been_deprecated
#define UARTx_STATE_REG_TX_STATE UARTx_STATE_REG_TX_STATE_MASK
#define USBx_ADDINFO_IRQNUM_MASK This_symbol_has_been_deprecated
#define USBx_ADDINFO_IRQNUM_SHIFT This_symbol_has_been_deprecated
#define USBx_ADDINFO_IRQNUM_SET(x) This_symbol_has_been_deprecated
#define USBx_ADDINFO_IRQNUM USBx_ADDINFO_IRQNUM_MASK
#define USBHS_USBSTS_ULPII_MASK This_symbol_has_been_deprecated
#define USBHS_USBSTS_ULPII_SHIFT This_symbol_has_been_deprecated
#define USBHS_USBINTR_ULPIE_MASK This_symbol_has_been_deprecated
#define USBHS_USBINTR_ULPIE_SHIFT This_symbol_has_been_deprecated
#define USBPHY_CTRL_CLK_SWITCH_ENJ_MASK This_symbol_has_been_deprecated
#define USBPHY_CTRL_CLK_SWITCH_ENJ_SHIFT This_symbol_has_been_deprecated
#define USBPHY_CTRL_SET_CLK_SWITCH_ENJ_MASK This_symbol_has_been_deprecated
#define USBPHY_CTRL_SET_CLK_SWITCH_ENJ_SHIFT This_symbol_has_been_deprecated
#define USBPHY_CTRL_CLR_CLK_SWITCH_ENJ_MASK This_symbol_has_been_deprecated
#define USBPHY_CTRL_CLR_CLK_SWITCH_ENJ_SHIFT This_symbol_has_been_deprecated
#define USBPHY_CTRL_TOG_CLK_SWITCH_ENJ_MASK This_symbol_has_been_deprecated
#define USBPHY_CTRL_TOG_CLK_SWITCH_ENJ_SHIFT This_symbol_has_been_deprecated
#define MCM_ISR_REG(base) MCM_ISCR_REG(base)
#define MCM_ISR_IRQ_MASK MCM_ISCR_IRQ_MASK
#define MCM_ISR_IRQ_SHIFT MCM_ISCR_IRQ_SHIFT
#define MCM_ISR_NMI_MASK MCM_ISCR_NMI_MASK
#define MCM_ISR_NMI_SHIFT MCM_ISCR_NMI_SHIFT
#define MCM_ISR_DHREQ_MASK MCM_ISCR_DHREQ_MASK
#define MCM_ISR_DHREQ_SHIFT MCM_ISCR_DHREQ_SHIFT
#define MCM_ISR_FIOC_MASK MCM_ISCR_FIOC_MASK
#define MCM_ISR_FIOC_SHIFT MCM_ISCR_FIOC_SHIFT
#define MCM_ISR_FDZC_MASK MCM_ISCR_FDZC_MASK
#define MCM_ISR_FDZC_SHIFT MCM_ISCR_FDZC_SHIFT
#define MCM_ISR_FOFC_MASK MCM_ISCR_FOFC_MASK
#define MCM_ISR_FOFC_SHIFT MCM_ISCR_FOFC_SHIFT
#define MCM_ISR_FUFC_MASK MCM_ISCR_FUFC_MASK
#define MCM_ISR_FUFC_SHIFT MCM_ISCR_FUFC_SHIFT
#define MCM_ISR_FIXC_MASK MCM_ISCR_FIXC_MASK
#define MCM_ISR_FIXC_SHIFT MCM_ISCR_FIXC_SHIFT
#define MCM_ISR_FIDC_MASK MCM_ISCR_FIDC_MASK
#define MCM_ISR_FIDC_SHIFT MCM_ISCR_FIDC_SHIFT
#define MCM_ISR_FIOCE_MASK MCM_ISCR_FIOCE_MASK
#define MCM_ISR_FIOCE_SHIFT MCM_ISCR_FIOCE_SHIFT
#define MCM_ISR_FDZCE_MASK MCM_ISCR_FDZCE_MASK
#define MCM_ISR_FDZCE_SHIFT MCM_ISCR_FDZCE_SHIFT
#define MCM_ISR_FOFCE_MASK MCM_ISCR_FOFCE_MASK
#define MCM_ISR_FOFCE_SHIFT MCM_ISCR_FOFCE_SHIFT
#define MCM_ISR_FUFCE_MASK MCM_ISCR_FUFCE_MASK
#define MCM_ISR_FUFCE_SHIFT MCM_ISCR_FUFCE_SHIFT
#define MCM_ISR_FIXCE_MASK MCM_ISCR_FIXCE_MASK
#define MCM_ISR_FIXCE_SHIFT MCM_ISCR_FIXCE_SHIFT
#define MCM_ISR_FIDCE_MASK MCM_ISCR_FIDCE_MASK
#define MCM_ISR_FIDCE_SHIFT MCM_ISCR_FIDCE_SHIFT
#define DMAMUX0 DMAMUX
#define DSPI0 SPI0
#define DSPI1 SPI1
#define DSPI2 SPI2
#define FLEXCAN0 CAN0
#define FLEXCAN1 CAN1
#define PTA_BASE GPIOA_BASE
#define PTA GPIOA
#define PTB_BASE GPIOB_BASE
#define PTB GPIOB
#define PTC_BASE GPIOC_BASE
#define PTC GPIOC
#define PTD_BASE GPIOD_BASE
#define PTD GPIOD
#define PTE_BASE GPIOE_BASE
#define PTE GPIOE
#define Watchdog_IRQn WDOG_EWM_IRQn
#define Watchdog_IRQHandler WDOG_EWM_IRQHandler
#define LPTimer_IRQn LPTMR0_IRQn
#define LPTimer_IRQHandler LPTMR0_IRQHandler
#define UART0_LON_IRQn This_symbol_has_been_deprecated
#define UART0_LON_IRQHandler This_symbol_has_been_deprecated
#define LLW_IRQn LLWU_IRQn
#define LLW_IRQHandler LLWU_IRQHandler
/*!
* @}
*/ /* end of group SDK_Compatibility_Symbols */
#endif /* _MK66F18_H_ */
Reference in New Issue Copy Permalink